Ultra Low Power Subthreshold MOS Current Mode Logic Circuits Using a Novel Load Device Concept

This article presents a novel and robust approach for implementing ultra-low power MOS current mode logic (MCML) circuits. To operate at very low bias currents, a simple and compact high resistance load device has been introduced. Operating in subthreshold regime, the circuit can be used in a very wide frequency range by adjusting the bias current without any need for resizing the devices. Measurements in 0.18 μm CMOS technology show that the proposed MCML circuit can be operated reliably with bias currents as low as 1 nA offering a significant improvement of the power-delay product compared to conventional CMOS gates. Simulations show that the proposed circuit exhibits faster response compared to the conventional MCML circuits with triode-mode PMOS load devices at low bias currents.

Published in:
Proceedings of the 33rd European Solid-State Circuits Conference (ESSCIRC)
Presented at:
33rd European Solid-State Circuits Conference (ESSCIRC), Munich, Germany, September 11-13

 Record created 2007-06-21, last modified 2018-03-17

Download fulltextPDF
External link:
Download fulltextURL
Rate this document:

Rate this document:
(Not yet reviewed)