Ultra Low Power Subthreshold MOS Current Mode Logic Circuits Using a Novel Load Device Concept
This article presents a novel and robust approach for implementing ultra-low power MOS current mode logic (MCML) circuits. To operate at very low bias currents, a simple and compact high resistance load device has been introduced. Operating in subthreshold regime, the circuit can be used in a very wide frequency range by adjusting the bias current without any need for resizing the devices. Measurements in 0.18 μm CMOS technology show that the proposed MCML circuit can be operated reliably with bias currents as low as 1 nA offering a significant improvement of the power-delay product compared to conventional CMOS gates. Simulations show that the proposed circuit exhibits faster response compared to the conventional MCML circuits with triode-mode PMOS load devices at low bias currents.
- URL: http://ieeexplore.ieee.org/search/srchabstract.jsp?arnumber=4430304&isnumber=4430237&punumber=4430236&k2dockey=4430304@ieeecnfs&query=%28%28tajalli+a.%29%3Cin%3Eau+%29&pos=20&access=no
Record created on 2007-06-21, modified on 2016-08-08