Realization of Multiple Valued Logic and Memory by Hybrid SETMOS Architecture


Published in:
IEEE Transactions on Nanotechnology (TNANO), 4, 6, 705-714
Year:
2005
Other identifiers:
Laboratories:




 Record created 2007-05-16, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)