A hybrid CMOS-SET co-fabrication platform using nano-grain polysilicon wires


Published in:
Microelectronic Engineering, 78-79, 239-343
Year:
2005
Other identifiers:
Laboratories:




 Record created 2007-05-16, last modified 2018-01-28


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)