Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Inter-actions parallel execution on GPU from high-level dataflow synthesis
 
conference paper

Inter-actions parallel execution on GPU from high-level dataflow synthesis

Bloch, Aurélien  
•
Casale Brunet, Simone  
•
Mattavelli, Marco  
2022
2021 55th Asilomar Conference on Signals, Systems, and Computers
2021 55th Asilomar Conference on Signals, Systems, and Computers (ACSSC 2021)

Recent GPU architectures make available numbers of parallel processing units that exceed by orders of magnitude the ones offered by CPU architectures. Whereas programs written using dataflow programming languages are well suited for programming heterogeneous systems, they might not offer sufficient parallel degrees to efficiently exploit the resources available on today’s GPUs. This paper describes how the extension of a dataflow-based approach for the synthesis of programs to be executed on mixed CPU and GPU architectures can increase the parallelism of executions on GPU. The extended approach consists of a new methodology for scheduling, in parallel, the execution of actors’ actions that uses the hardware resources available on modern GPU more efficiently. This is possible without imposing any limitation on the dataflow model of computation (MoC) of the network, all fully dynamic MoCs are supported. The paper also introduces relevant features of recent NVidia GPUs used by this approach and describes how they are used to allow dynamic reconfiguration of the execution which dynamically reconfigure the level of parallelism of actual actor execution. The paper also justifies and explains the necessity for a specially designed FIFO buffer that both preserve the dataflow computational model, and enables full parallel data accesses.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/IEEECONF53345.2021.9723288
Author(s)
Bloch, Aurélien  
Casale Brunet, Simone  
Mattavelli, Marco  
Date Issued

2022

Publisher

IEEE

Published in
2021 55th Asilomar Conference on Signals, Systems, and Computers
Start page

1151

End page

1155

Subjects

dynamic dataflow programs

•

RVC-CAL

•

parallel computing

•

source-to-source compiler

•

GPU programming

•

heterogeneous systems

•

dynamic programming

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
SCI-STI-MM  
Event nameEvent placeEvent date
2021 55th Asilomar Conference on Signals, Systems, and Computers (ACSSC 2021)

Pacific Grove, CA, USA

31 Oct.-3 Nov. 2021

Available on Infoscience
March 15, 2022
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/186439
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés