Speed/Power/Area Trade-offs for High Speed Inter Layer Data Transmission in 3D Stacked ICs