Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Size-aware Sharding For Improving Tail Latencies in In-memory Key-value Stores
 
conference paper

Size-aware Sharding For Improving Tail Latencies in In-memory Key-value Stores

Didona, Diego  
•
Zwaenepoel, Willy  
January 1, 2019
Proceedings Of The 16Th Usenix Symposium On Networked Systems Design And Implementation
16th USENIX Symposium on Networked Systems Design and Implementation

This paper introduces the concept of size-aware sharding to improve tail latencies for in-memory key-value stores, and describes its implementation in the Minos key-value store.

Size-aware sharding distributes requests for keys to cores according to the size of the item associated with the key. In particular, requests for small and large items are sent to disjoint subsets of cores. Size-aware sharding improves tail latencies by avoiding that a request for a small item gets queued behind a request for a large item.

Minos uses hardware dispatch for all requests for small items, which form the very large majority of all requests, to achieve high throughput, and achieves load balancing by adapting the number of cores handling requests for small and large items to their relative presence in the workload.

We compare Minos to three state-of-the-art designs of in-memory KV stores. Compared to its closest competitor, Minos achieves a 99th percentile latency that is up to 20 times lower. Put differently, for a target 99th percentile latency equal to 10 times the mean service time, Minos achieves a throughput that is up to 7.4 times higher.

  • Details
  • Metrics
Type
conference paper
Web of Science ID

WOS:000474428400006

Author(s)
Didona, Diego  
Zwaenepoel, Willy  
Date Issued

2019-01-01

Publisher

USENIX ASSOC

Publisher place

Berkeley

Published in
Proceedings Of The 16Th Usenix Symposium On Networked Systems Design And Implementation
ISBN of the book

978-1-931971-49-2

Start page

79

End page

93

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
DCL  
LABOS  
Event nameEvent placeEvent date
16th USENIX Symposium on Networked Systems Design and Implementation

Boston, MA

Feb 26-28, 2019

Available on Infoscience
July 31, 2019
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/159458
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés