Silicon Efficiency in Post-Moore Servers
Server CPUs in the cloud have inherited their core microarchitecture from the desktop and mobile world, with performance primarily measured by single-core IPC. Furthermore, cores are integrated with large cache hierarchies within sockets and rely heavily on these caches to contain chip power envelopes, with little consideration given to utilization by workloads. Wasted silicon impacts both operational and embodied emissions in server platforms. In this work, we measure and compare silicon efficiency measured in performance per area and performance per watt of online and analytic services running on two x86 and an ARM server. We show that while x86 platforms offer higher single-core performance, the ARM server has the potential to achieve up to 2.5× higher socket-level performance per area and performance per watt than the x86 servers in the absence of system-level bottlenecks (e.g., memory or network bandwidth).
HotEthics_24_Silicon_Efficiency.pdf
Main Document
http://purl.org/coar/version/c_970fb48d4fbd8a85
openaccess
N/A
160.02 KB
Adobe PDF
e77ae34ee1257bcea3f11774c65f5174