Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. EPFL thesis
  4. Logic Synthesis Foundations for Efficient Secure Computation: From Garbled Circuits to Fully Homomorphic Encryption
 
doctoral thesis

Logic Synthesis Foundations for Efficient Secure Computation: From Garbled Circuits to Fully Homomorphic Encryption

Yu, Mingfei  
2025

As digital data become central to domains, ranging from personalized medicine and financial services to scientific research and national security, preserving its confidentiality during computation has emerged as a foundational challenge. Recent breaches illustrate the severe consequences of compromised information: privacy violations, identity theft, and loss of public trust. Traditional encryption protects data at rest and in transit, but leaves a critical gap during computation, when sensitive inputs are typically exposed. Secure computation techniques, notably fully homomorphic encryption (FHE) and garbled circuits (GC), close this gap by enabling meaningful computation over encrypted or distributed data without revealing the underlying inputs.

Despite remarkable progress, these protocols still suffer from high computational and communication overheads, limiting their practical deployment. This thesis targets a specific --- but broadly applicable --- scenario: the secure evaluation of Boolean functions using FHE and GC. While these protocols are not inherently restricted to Boolean logic, focusing on Boolean circuits allows us to leverage decades of progress in logic synthesis, a mature subfield of electronic design automation. By casting secure computation as a domain-specific logic synthesis problem --- one governed by cryptographic cost models rather than silicon constraints in the conventional context --- we develop novel circuit optimization techniques that bridge classical logic design and modern cryptography.

We make contributions across five technical directions: (i) For leveled FHE schemes, we formalize the trade-off between multiplicative depth (MD) and multiplicative complexity (MC), and introduce synthesis frameworks that jointly reduce both, enabling tighter cryptographic parameters and faster homomorphic evaluation. (ii) For fast-bootstrapping FHE schemes, represented by the torus FHE (TFHE) scheme, under a fixed-plaintext-space function-evaluation strategy, we develop symmetry- and negacyclicity-aware mapping strategies, combined with a multi-value programmable bootstrapping (MV-PBS)â aware lookup-table (LUT) synthesizer, to minimize PBS count. (iii) For TFHE-based, multi-plaintext-space function evaluation, we propose the first synthesis framework that strategically transitions between binary and large plaintext spaces, using XORs for linear logic and concentrating non-linear operations into compact LUTs. (iv) For GC, we introduce the XORâ OneHotâ inverter graph (X1G), a new intermediate representation that improves ciphertext efficiency and unlocks dedicated optimization passes. (v) Finally, we introduce joint multiplicative complexity (JMC), a garbling-cost-aware cost model that accounts for shared ownership in GC-based secure multi-party computation, and propose the first ownership-aware optimizer that reduces jointly evaluated non-linear gates.

Collectively, these results demonstrate two broad lessons: (1) representation matters --- the choice of intermediate form directly impacts achievable savings and the scope of optimizations; and (2) cost models must match cryptographic reality --- accurate modeling of protocol bottlenecks is essential to obtain meaningful efficiency gains. Beyond these technical findings, the thesis argues for stronger standardization and cross-layer interfaces between cryptographic libraries, compilers, and hardware, to ensure that optimizations at one layer remain aligned with advances at

  • Details
  • Metrics
Type
doctoral thesis
DOI
10.5075/epfl-thesis-11669
Author(s)
Yu, Mingfei  

École Polytechnique Fédérale de Lausanne

Advisors
De Micheli, Giovanni  
•
Atienza Alonso, David  
Jury

Prof. Mario Paolone (président) ; Prof. Giovanni De Micheli, Prof. David Atienza Alonso (directeurs) ; Prof. Paolo Ienne, Prof. Makoto Ikeda, Prof. Ingrid Verbauwhede (rapporteurs)

Date Issued

2025

Publisher

EPFL

Publisher place

Lausanne

Public defense year

2025-12-03

Thesis number

11669

Total of pages

212

Subjects

logic synthesis

•

cryptography-aware compiler design

•

secure computation

•

fully homomorphic encryption

•

garbled circuits

EPFL units
LSI1  
Faculty
IC  
School
IINFCOM  
Doctoral School
EDEE  
Available on Infoscience
November 24, 2025
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/256292
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés