Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. An Open-Source and Configurable RISC-V CPU/GPU Accelerated Processing Unit for Ultra-Low-Power Wearable Devices
 
conference poster not in proceedings

An Open-Source and Configurable RISC-V CPU/GPU Accelerated Processing Unit for Ultra-Low-Power Wearable Devices

Machetti, Simone  
•
Schiavone, Pasquale Davide  
•
Ansaloni, Giovanni  
Show more
September 27, 2024
SMARTHEP Edge Machine Learning School

In this work, we present an open-source and configurable RISC-V Accelerated Processing Unit (APU) for ultra-low-power wearable devices.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

APU_CERN_Event_2024.pdf

Type

Main Document

Version

Published version

Access type

openaccess

License Condition

N/A

Size

539.79 KB

Format

Adobe PDF

Checksum (MD5)

b54b622e24e2401de78c087239059abe

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés