Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Quick and Clean: Stencil Lithography for Wafer-Scale Fabrication of Superconducting Tunnel Junctions
 
research article

Quick and Clean: Stencil Lithography for Wafer-Scale Fabrication of Superconducting Tunnel Junctions

Savu, Veronica  
•
Kivioja, Jani
•
Ahopelto, Jouni
Show more
2009
IEEE Transactions on Applied Superconductivity

This paper presents a resist-less process for parallel fabrication of sub-micrometer Al-AlOx-Al superconducting tunnel junctions. A custom stencil is fabricated containing 200 nm low stress SiN membranes with micro-apertures. The stencil is aligned and clamped with a 1 um accuracy to a substrate wafer containing Ti-Au contact electrodes. The junctions are fabricated by evaporating Al from two different angles, with an intermediate in-situ oxidation step. Measurements of the devices down to 0.3 K show stencil lithography is a good candidate for parallel, resist-less patterning of sub-micrometer area tunnel junctions. Challenges are addressed and further developments are proposed.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

Jct_IEEE_TransApplSsuperc.pdf

Access type

restricted

Size

321.52 KB

Format

Adobe PDF

Checksum (MD5)

6970318c8483b7909c3a6d9878072c0d

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés