Scalable instruction set simulator for thousand-core architectures running on GPGPUs
Simulators are still the primary tools for development and performance evaluation of applications running on massively parallel architectures. However, current virtual platforms are not able to tackle the complexity issues introduced by 1000-core future scenarios. We present a fast and accurate simulation framework targeting extremely large parallel systems by specifically taking advantage of the inherent potential processing parallelism available in modern GPGPUs.
Cite this item
Raghav, S., Ruggiero, M., Atienza Alonso, D., Pinto, C., Marongio, A., & Benini, L. (2010). Scalable instruction set simulator for thousand-core architectures running on GPGPUs. Proceedings of the IEEE 2010 International Conference on High Performance Computing and Simulation (HPCS 2010), 1(1), 459–466. https://doi.org/10.1109/HPCS.2010.5547092
Click Copy to copy the citation, or select the text manually.
HPCS2010-05547092.pdf
openaccess
866.36 KB
Adobe PDF
c402161096bdc9690281352deca1726d