Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Scalable instruction set simulator for thousand-core architectures running on GPGPUs
 
conference paper

Scalable instruction set simulator for thousand-core architectures running on GPGPUs

Raghav, Shivani  
•
Ruggiero, Martino  
•
Atienza Alonso, David  
Show more
2010
Proceedings of the IEEE 2010 International Conference on High Performance Computing and Simulation (HPCS 2010)
IEEE 2010 International Conference on High Performance Computing and Simulation (HPCS 2010)

Simulators are still the primary tools for development and performance evaluation of applications running on massively parallel architectures. However, current virtual platforms are not able to tackle the complexity issues introduced by 1000-core future scenarios. We present a fast and accurate simulation framework targeting extremely large parallel systems by specifically taking advantage of the inherent potential processing parallelism available in modern GPGPUs.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

HPCS2010-05547092.pdf

Access type

openaccess

Size

866.36 KB

Format

Adobe PDF

Checksum (MD5)

c402161096bdc9690281352deca1726d

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés