Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. An FPGA-based Accelerator for Rapid Simulation of SC Decoding of Polar Codes
 
conference paper

An FPGA-based Accelerator for Rapid Simulation of SC Decoding of Polar Codes

Wüthrich, Johannes Martin  
•
Balatsoukas Stimming, Alexios Konstantinos  
•
Burg, Andreas Peter  
2015
2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)
2015 IEEE International Conference on Electronics, Circuits, and Systems
  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

PID3958617.pdf

Type

Preprint

Version

Submitted version (Preprint)

Access type

openaccess

Size

337.87 KB

Format

Adobe PDF

Checksum (MD5)

96c06a4d2b410641d3cd84ba6b0af838

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés