Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. A 15 mu W 5.5 kS/s Resistive Sensor Readout Circuit with 7.6 ENOB
 
research article

A 15 mu W 5.5 kS/s Resistive Sensor Readout Circuit with 7.6 ENOB

Ghanad, Mehrdad A.
•
Green, Michael M.
•
Dehollain, Catherine  
2014
Ieee Transactions On Circuits And Systems I-Regular Papers

A low power SAR logic-based resistive sensor readout circuit is proposed. A high sensitivity thermistor is used for local temperature measurements. The need for a low-noise front-end voltage amplifier is avoided by employing time-domain operation. In each operation step the sensor resistance is compared with the value of a reference resistive DAC which is implemented on chip. Therefore no stable, temperature compensated reference voltage is needed for operation. Furthermore the chip is operational with supply voltages ranging from 1.2 to 1.8 volts. Detailed analyses of the circuit gain and noise are provided. In addition, the effect of circuit topology on the noise performance is discussed. The effect of noise on accuracy of the circuit is also negligible due to resetting the charge-integrating capacitor after each comparison. A prototype chip is fabricated in 0.18-mu m CMOS. The circuit dissipates 15 mu W with 5.5 kS/s conversion rate from a 1.5 V supply. The complete interface circuit has 14 pJ/c-s figure of merit and 7.6 effective number of bits.

  • Details
  • Metrics
Type
research article
DOI
10.1109/Tcsi.2014.2334932
Web of Science ID

WOS:000345581200001

Author(s)
Ghanad, Mehrdad A.
Green, Michael M.
Dehollain, Catherine  
Date Issued

2014

Publisher

Institute of Electrical and Electronics Engineers

Published in
Ieee Transactions On Circuits And Systems I-Regular Papers
Volume

61

Issue

12

Start page

3321

End page

3329

Subjects

ADC

•

integrating

•

low power

•

medical implants

•

noise

•

successive approximation register (SAR)

•

sensor readout

•

time domain comparator

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
SCI-STI-CD  
Available on Infoscience
December 30, 2014
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/109618
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés