Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. The VELOX Transactional Memory Stack
 
research article

The VELOX Transactional Memory Stack

Afek, Yehuda
•
Drepper, Ulirch
•
Felber, Pascal
Show more
2010
IEEE Micro

The adoption of multi- and many-core architectures for mainstream computing undoubtedly brings profound changes in the way software is developed. In particular, the use of fine grained locking as the multi-core programmer’s coordination methodology is considered by more and more experts as a dead-end. The transactional memory (TM) programming paradigm is a strong contender to become the approach of choice for replacing locks and implementing atomic operations in concurrent programming. Combining sequences of concurrent operations into atomic transactions allows a great reduction in the complexity of both programming and verification, by making parts of the code appear to execute sequentially without the need to program using fine-grained locking. Transactions remove from the programmer the burden of figuring out the interaction among concurrent operations that happen to conflict when accessing the same locations in memory. The EU-funded FP7 VELOX project designs, implements and evaluates an integrated TM stack, spanning from programming language to the hardware support, and including runtime and libraries, compilers, and application environments. This paper presents an overview of the VELOX TM stack and its associated challenges and contributions.

  • Details
  • Metrics
Type
research article
DOI
10.1109/MM.2010.80
Web of Science ID

WOS:000284366400008

Author(s)
Afek, Yehuda
Drepper, Ulirch
Felber, Pascal
Fetzer, Christof
Gramoli, Vincent  
Hohmuth, Michael
Riviere, Etienne
Stenstrom, Per
Unsal, Osman
Maldonado Moreira, Walther
Show more
Date Issued

2010

Publisher

Institute of Electrical and Electronics Engineers

Published in
IEEE Micro
Volume

30

Issue

5

Start page

76

End page

87

URL

URL

http://lpd.epfl.ch/gramoli/php/pub_irisa_type.php?ref=ADP10#ADP10
Editorial or Peer reviewed

NON-REVIEWED

Written at

EPFL

EPFL units
DCL  
Available on Infoscience
December 22, 2011
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/75939
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés