Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable Hardware
 
conference paper

A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable Hardware

Barreira, Clemente
•
Antonio, Juan
•
Beretta, Ivan  
Show more
2011
Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL 2011)
21st International Conference on Field Programmable Logic and Applications (FPL 2011)

Reconfigurable computing is a promising technology that offers an interesting trade-off between flexibility and performance, which many recent multi-core embedded system applications demand. In order to achieve these objectives, it is necessary to optimize the deployment of the hardware cores on the FPGA platform, trying to reduce the reconfiguration overhead while meeting the desired performance. In this paper, we propose a hybrid mapping and scheduling technique for multi-core applications on reconfigurable devices, which exploits the information about the relationships among the application cores to minimize the overhead due to reconfiguration.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

FPL2011-Clemente_et_al.pdf

Type

Publisher's Version

Version

Published version

Access type

openaccess

Size

542.79 KB

Format

Adobe PDF

Checksum (MD5)

1eeee39cca7995a507107fe2625a7401

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés