Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Electron-hole bilayer tunnel FET for steep subthreshold swing and improved ON current
 
conference paper

Electron-hole bilayer tunnel FET for steep subthreshold swing and improved ON current

Lattanzio, Livio  
•
De Michielis, Luca  
•
Ionescu, Adrian M.  
2011
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)
ESSDERC 2011 - 41st European Solid State Device Research Conference

We propose a novel Tunnel field-effect transistor (TFET) concept called the electron-hole bilayer TFET (EHBTFET). This device exploits the carrier tunneling through a bias-induced electron-hole bilayer in order to achieve improved switching and higher drive currents when compared to a lateral p-i-n junction TFET. The device principle and performances are studied by 2D numerical simulations. Output and transfer characteristics, as well as the impact of back gate bias, silicon thickness and gate length on the device behavior are evaluated. Near ideal average subthreshold slope (SSavg ~ 12 mV/dec over 6 decades of current) and Ion/Ioff >; 10^8 at Vd = Vg = 0.5 V figures of merit are obtained, due to the OFF-ON binary transition which leads to the abrupt onset of the band-to-band tunneling inside the silicon channel. Drive current (Ion) in the EHBTFET is 3× higher that in traditional all-Si Tunnel FET but below 0.1 μA/μm.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/ESSDERC.2011.6044185
Author(s)
Lattanzio, Livio  
De Michielis, Luca  
Ionescu, Adrian M.  
Date Issued

2011

Publisher

IEEE

Published in
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)
Start page

259

End page

262

Subjects

Computational modeling

•

Films

•

Junctions

•

Logic gates

•

Silicon

•

Solids

•

Tunneling

•

elemental semiconductors

•

field effect transistors

•

p-i-n diodes

•

silicon

•

tunnel transistors

•

tunnelling

•

2D numerical simulations

•

EHBTFET

•

OFF-ON binary transition

•

Si

•

TFET concept

•

back gate bias

•

band-to-band tunneling

•

bias-induced electron-hole bilayer

•

carrier tunneling

•

device behavior

•

device principle

•

drive currents

•

electron-hole bilayer TFET

•

electron-hole bilayer tunnel FET

•

gate length

•

ideal average subthreshold slope

•

improved ON current

•

lateral p-i-n junction TFET

•

silicon channel

•

silicon thickness

•

steep subthreshold swing

•

transfer characteristics

•

tunnel field-effect transistor concept

•

FP7 STEEPER

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
NANOLAB  
Event nameEvent placeEvent date
ESSDERC 2011 - 41st European Solid State Device Research Conference

Helsinki, Finland

September 12-16, 2011

Available on Infoscience
January 19, 2012
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/76785
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés