Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Fabrication and Characterization of Vertically Stacked Gate-All-Around Si Nanowire FET Arrays
 
conference paper

Fabrication and Characterization of Vertically Stacked Gate-All-Around Si Nanowire FET Arrays

Sacchetto, Davide  
•
Jamaa, Ben  
•
Haykel, M.
Show more
2009
Proceedings of the 39th European Solid-State Device Research Conference (ESSDERC)
39th European Solid-State Device Research Conference (ESSDERC)

We describe the fabrication of vertically stacked Silicon Nanowire Field Effect Transistors (SiNWFETs) in Gate-All Around (GAA) configuration. Stacks with the number of channels ranging from 1 to 12 have been successfully produced by means of a micrometer scale lithography and conventional fabrication techniques. It is shown that demonstrator Schottky Barrier (SB) devices fabricated with Cr/NiCr contacts present good subthreshold slope (70mV/dec), ION/IOFF ratio $>= 10^4$ and reproducible ambipolar behavior.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

05331516.pdf

Access type

openaccess

Size

1.75 MB

Format

Adobe PDF

Checksum (MD5)

3b9eaee9179c77f2218eef1c4061310b

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés