Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Design and optimization of CMOS prescaler
 
conference paper

Design and optimization of CMOS prescaler

LEI, YUE
•
Koukab, Adil  
•
Declercq, Michel  
2005
IEEE PRIME 2005
2005 PhD Research in Microelectronics and Electronics
  • Details
  • Metrics
Type
conference paper
DOI
10.1109/RME.2005.1543021
Author(s)
LEI, YUE
Koukab, Adil  
Declercq, Michel  
Date Issued

2005

Published in
IEEE PRIME 2005
Start page

129

End page

132

Subjects

CMOS process

•

Circuit topology

•

Design optimization

•

Energy consumption

•

Frequency

•

Latches

•

Logic design

•

MOSFETs

•

Power supplies

•

Transistors

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LEG1  
Event nameEvent placeEvent date
2005 PhD Research in Microelectronics and Electronics

Lausanne, Switzerland

28-28 July 2005

Available on Infoscience
May 15, 2012
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/80477
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés