Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Improving Power-Delay Performance of Ultra Low-Power Subthreshold SCL Circuits
 
Loading...
Thumbnail Image
research article

Improving Power-Delay Performance of Ultra Low-Power Subthreshold SCL Circuits

Tajalli, Armin  
•
Alioto, Massimo
•
Leblebici, Yusuf  
2009
IEEE Transactions on Circuits and Systems-II

This article presents a technique for improving the power-delay performance of subthreshold source-coupled logic (SCL) circuits. A source follower buffer stage is used at the output of each SCL stage. Analytical results confirmed by measurements in 0.18um CMOS technology show an improvement by a factor of as high as 2.4 in power-delay product (PDP). It is also shown that the proposed technique can be used for implementing high performance subthreshold SCL (STSCL) library cells with more efficiency in terms of power consumption and Si area. An optimized approach for designing library cells is proposed to improve the power efficiency.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

09_TCASII_STSCLSFB_Tajalli.pdf

Access type

openaccess

Size

412.95 KB

Format

Adobe PDF

Checksum (MD5)

ff6d9cc310e9864472a4c70419e91b0e

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés