Structured design based on the inversion factor parameter: Case study of ΔΣ modulator system
This paper presents the design flow from system-level specifications to transistor-level design for three different fully-differential amplifiers composing the first and the second integrator of a second-order hybrid multi-bit ΔΣ modulator. The circuit-level specifications for each amplifier are extracted using behavioral models and timedomain system-level simulations with a SNDR target value of 93 dB ± 2 dB. The amplifiers are designed using the structured analog design methodology consisting of circuit partitioning into basic analog blocks, specification derivation for each basic block, and transistor sizing in a specific design sequence. Transistor-level design is based on the choice of the inversion factor and the transistor length to achieve the required specifications of each block. After all three analog amplifiers are sized, the system-level performance is confirmed by time-domain simulations, and the obtained SNDR value is within the specified range. Copyright © 2007 by Department of Microelectronics & Computer Science, Technical University of Lodz.
2007
83-922632-4-3
95
102
EPFL, Electronics Labs., STI/IMM/LEG, CH-1015 Lausanne, Switzerland Marvell Switzerland Sarl, Route de Pallatex 17, CH-1163 Etoy, Switzerland, Export Date: 19 January 2010, Source: Scopus, Art. No.: 4286127, References: Enz, C., Krummenacher, F., Vittoz, E., An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications (1995) Analog Integrated Circuits and Signal Processing, pp. 83-114. , Kluwer Academic Publishers; Kayal, M., Randjelovic, Z., Auto-zero differential difference amplifier (2000) Electronics Letters, 36, pp. 695-696; Stefanovic, D., Krummenacher, F., Pastre, M., Kayal, M., BSIM2EKV: Un outil pour la conversion automatique des paramèters du modèle BSIM aux paramèteres du modèle EKV (2004) TAISA'04 5ème colloque sur le Traitement Analogique de l'Information, du Signal et ses Applications, pp. 85-88; Bult, K., Geelen, G., A fast-settling CMOS op amp for SC circuits with 90-dB DC gain (1990) IEEE Journal of Solid-State Circuits, 25, pp. 1379-1384; Stefanovic, D., Kayal, M., Pastre, M., Litovski, V., Procedural analog design (PAD) tool (2003) Fourth International Symposium on Quality Electronic Design, pp. 313-318; Stefanovic, D., Kayal, M., Pastre, M., PAD: A New Interactive Knowledge-Based Analog Design Approach (2005) Analog Integrated Circuits and Signal Processing Journal, 42, pp. 291-299
REVIEWED
EPFL
| Event name | Event place | Event date |
Ciechocinek, Poland | June 21-23, 2007 | |