Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Trinocular Adaptive Window Size Disparity Estimation Algorithm and Its Real-Time Hardware
 
conference paper

Trinocular Adaptive Window Size Disparity Estimation Algorithm and Its Real-Time Hardware

Akin, Abdulkadir  
•
Capoccia, Raffaele  
•
Narinx, Jonathan  
Show more
2015
Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT)
International Symposium on VLSI Design, Automation and Test (VLSI-DAT)

This paper proposes a hardware-oriented trinocular adaptive window size disparity estimation (T-AWDE) algorithm and the first real-time trinocular disparity estimation (DE) hardware that targets high-resolution images with high-quality disparity results. The proposed trinocular DE hardware is the enhanced version of the recently published binocular AWDE implementation. The T-AWDE hardware generates a very high quality depth map by merging two depth maps obtained from the center-left and center-right camera pairs. The T-AWDE hardware enhances disparity results by applying a double checking scheme which solves most of the occlusion problems existing in the AWDE implementation while providing correct disparity results even for objects located at left or right edge of the center image. The proposed T-AWDE hardware architecture enables handling 55 frames per second on a Virtex-7 FPGA at a 1024×768 XGA video resolution for a 128 pixels disparity range.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/VLSI-DAT.2015.7114525
Author(s)
Akin, Abdulkadir  
Capoccia, Raffaele  
Narinx, Jonathan  
Baz, Ipek
Schmid, Alexandre  
Leblebici, Yusuf  
Date Issued

2015

Published in
Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT)
ISBN of the book

978-1-4799-6275-4

Subjects

Trinocular Disparity Estimation

•

Real-Time

•

Hardware Architecture

•

FPGA

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSM  
Event nameEvent placeEvent date
International Symposium on VLSI Design, Automation and Test (VLSI-DAT)

Hsinchu, Taiwan

April 27-29, 2015

Available on Infoscience
March 24, 2015
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/112698
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés