Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Rethinking Software Runtimes for Disaggregated Memory
 
conference paper

Rethinking Software Runtimes for Disaggregated Memory

Calciu, Irina
•
Imran, M. Talha
•
Puddu, Ivan
Show more
January 1, 2021
Asplos Xxvi: Twenty-Sixth International Conference On Architectural Support For Programming Languages And Operating Systems
26th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)

Disaggregated memory can address resource provisioning inefficiencies in current datacenters. Multiple software runtimes for disaggregated memory have been proposed in an attempt to make disaggregated memory practical. These systems rely on the virtual memory subsystem to transparently offer disaggregated memory to applications using a local memory abstraction. Unfortunately, using virtual memory for disaggregation has multiple limitations, including high overhead that comes from the use of page faults to identify what data to fetch and cache locally, and high dirty data amplification that comes from the use of page-granularity for tracking changes to the cached data (4KB or higher).

In this paper, we propose a fundamentally new approach to designing software runtimes for disaggregated memory that addresses these limitations. Our main observation is that we can use cache coherence instead of virtual memory for tracking applications' memory accesses transparently, at cache-line granularity. This simple idea (1) eliminates page faults from the application critical path when accessing remote data, and (2) decouples the application memory access tracking from the virtual memory page size, enabling cache-line granularity dirty data tracking and eviction. Using this observation, we implemented a new software runtime for disaggregated memory that improves average memory access time by 1.7-5X and reduces dirty data amplification by 2-10X, compared to state-of-the-art systems.

  • Details
  • Metrics
Type
conference paper
DOI
10.1145/3445814.3446713
Web of Science ID

WOS:000829871000006

Author(s)
Calciu, Irina
Imran, M. Talha
Puddu, Ivan
Kashyap, Sanidhya  
Al Maruf, Hasan
Mutlu, Onur
Kolli, Aasheesh
Date Issued

2021-01-01

Publisher

ASSOC COMPUTING MACHINERY

Publisher place

New York

Published in
Asplos Xxvi: Twenty-Sixth International Conference On Architectural Support For Programming Languages And Operating Systems
ISBN of the book

978-1-4503-8317-2

Start page

79

End page

92

Subjects

Computer Science, Hardware & Architecture

•

Computer Science, Software Engineering

•

Computer Science, Theory & Methods

•

Computer Science

•

disaggregated memory

•

remote memory

•

cache coherence

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
RS3LAB  
Event nameEvent placeEvent date
26th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)

ELECTR NETWORK

Apr 12-23, 2021

Available on Infoscience
August 15, 2022
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/190096
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés