Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays
 
conference paper

Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays

Andreev, Artem  
•
Kaplan, Fulya
•
Zapater Sancho, Marina  
Show more
2018
ISLPED '18: Proceedings of the International Symposium on Low Power Electronics and Design
ACM/IEEE International Symposium on Low Power Electronics and Design

Integrated flow cell array (FCA) is an emerging technology, targeting the cooling and power delivery challenges of modern 2D/3D Multi-Processor Systems-on-Chip (MPSoCs). In FCA, electrolytic solutions are pumped through microchannels etched in the silicon of the chips, removing heat from the system, while, at the same time, generating power on-chip. In this work, we explore the impact of FCA system design on various 3D architectures and propose a methodology to optimize a 3D MPSoC with integrated FCA to run a given workload in the most energy-efficient way. Our results show that an optimized configuration can save up to 50% energy with respect to sub-optimal 3D MPSoC configurations.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

Final.pdf

Access type

openaccess

Size

1.19 MB

Format

Adobe PDF

Checksum (MD5)

3ef0e0a5072b6e4ea25b97391d657310

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés