Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Design of an Always-On Deep Neural Network-Based 1-mu W Voice Activity Detector Aided With a Customized Software Model for Analog Feature Extraction
 
Loading...
Thumbnail Image
research article

Design of an Always-On Deep Neural Network-Based 1-mu W Voice Activity Detector Aided With a Customized Software Model for Analog Feature Extraction

Yang, Minhao  
•
Yeh, Chung-Heng
•
Zhou, Yiyin
Show more
June 1, 2019
Ieee Journal Of Solid-State Circuits

This paper presents an ultra-low-power voice activity detector (VAD). It uses analog signal processing for acoustic feature extraction (AFE) directly on the microphone output, approximate event-driven analog-to-digital conversion (ED-ADC), and digital deep neural network (DNN) for speech/non-speech classification. New circuits, including the low-noise amplifier, bandpass filter, and full-wave rectifier contribute to the more than 9x normalized power/channel reduction in the feature extraction front-end compared to the best prior art. The digital DNN is a three-hidden-layer binarized multilayer perceptron (MLP) with a 2-neuron output layer and a 48-neuron input layer that receives parallel event streams from the ED-ADCs. To obtain the DNN weights via off-line training, a customized front-end model written in python is constructed to accelerate feature generation in software emulation, and the model parameters are extracted from Spectre simulations. The chip, fabricated in 0.18-mu m CMOS, has a core area of 1.66 x 1.52 mm(2) and consumes 1 mu W. The classification measurements using the 1-hour 10-dB signal-to-noise ratio audio with restaurant background noise show a mean speech/non-speech hit rate of 84.4%/85.4% with a 1.88%/4.65% 1-sigma variation across ten dies that are all loaded with the same weights.

  • Details
  • Metrics
Type
research article
DOI
10.1109/JSSC.2019.2894360
Web of Science ID

WOS:000469840600023

Author(s)
Yang, Minhao  
•
Yeh, Chung-Heng
•
Zhou, Yiyin
•
Cerqueira, Joao P.
•
Lazar, Aurel A.
•
Seok, Mingoo
Date Issued

2019-06-01

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC

Published in
Ieee Journal Of Solid-State Circuits
Volume

54

Issue

6

Start page

1764

End page

1777

Subjects

Engineering, Electrical & Electronic

•

Engineering

•

analog signal processing

•

approximate quantization

•

bandpass filter (bpf)

•

binarized neural network (bnn)

•

classification

•

computer-aided design

•

event driven

•

feature extraction

•

full-wave rectifier (fwr)

•

hardware/software co-design

•

integrate and fire (iaf)

•

internet of things (iot)

•

low-noise amplifier (lna)

•

machine learning

•

multilayer perceptron (mlp)

•

ultra-low power (ulp)

•

voice activity detection (vad)

•

wearable electronics

•

mu-w

•

integrated-circuits

•

silicon cochlea

•

wide-band

•

cmos

•

channel

•

filter

•

compensation

•

domain

Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
ICLAB  
Available on Infoscience
June 18, 2019
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/157184
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés