Mishra, BiswajitBotteron, CyrilFarine, Pierre A.Al-Hashimi, Bashir M.2011-12-162011-12-162011-12-16201110.1109/MWSCAS.2011.6026458https://infoscience.epfl.ch/handle/20.500.14299/73329WOS:000296057200195Subthreshold logic can dramatically reduce energy consumption, if the increased circuit delay is of secondary importance. To gain widespread adoption of this design technique (where V-dd < V-th), one of the important consideration is to improve the energy efficiency of the digital circuits through lowering the minimum energy point. In this paper, we propose a Ultra Low Power Multi Operand Adder (ULP-MOA) architecture capable of operating at subthreshold voltages. Using SPICE simulation, we have evaluated the energy and delay performance of the proposed ULP-MOA architecture and compared them with various traditional multi operand adder architectures. We show that the proposed adder architecture has lower optimal voltage point and less energy consumption; e. g. 7 operands, 8 bits consume 13.7 f J at 250mV when compared with the same size traditional ripple carry adder based multi operand adder (RC-MOA) that consumes 22.4 f J at 300mV; representing 63% net energy saving per multi operand addition. In addition, the proposed ULP-MOA has lower delay (271ns) than the RC-MOA (292ns) and same area overhead (1728 transistors).Subthreshold LogicMulti Operand AdditionUltra Low PowerProcessorNCCR-MICSNCCR-MICS/UWBtext::conference output::conference proceedings::conference paper