000099663 001__ 99663
000099663 005__ 20190316233919.0
000099663 020__ $$a1-4244-0921-7
000099663 037__ $$aCONF
000099663 245__ $$aReduction of Register File Delay Due to Process Variability in VLIW Embedded Processors
000099663 269__ $$a2007
000099663 260__ $$c2007
000099663 336__ $$aConference Papers
000099663 520__ $$aProcess variation in future technologies can cause severe performance degradation since different parts of the shared Register File (RF) in VLIW processors may operate at various speeds. In this paper we present a complete approach that handles speed variability of the RF proposing different compile-time and run-time design alternatives. The first alternative extends current RF architectures and uses a compile-time variability-aware register assignment algorithm. The second alternative presents a fully-adjustable pure run-time approach, which overcomes the variability loss as well, but at the extra cost of cycles and area. However, the savings achieved and the run-time management of the register delay variations without any support from the user, show a very promising application field. Our results in embedded system benchmarks show that variability can be tackled without significant performance penalty, and trade-offs between performance and area are possible thanks to the whole design spectrum provided by the two presented alternatives.
000099663 700__ $$aRaghavan, Praveen
000099663 700__ $$aAyala, José L.
000099663 700__ $$0240268$$g169199$$aAtienza, David
000099663 700__ $$aCatthoor, Francky
000099663 700__ $$g167918$$aDe Micheli, Giovanni$$0240269
000099663 700__ $$aLopez-Vallejo, Marisa
000099663 7112_ $$dMay 27-30, 2007$$cNew Orleans, Louisiana, USA$$aIEEE International Symposium on Circuits and Systems (ISCAS 2007)
000099663 773__ $$tProceedings of IEEE International Symposium on Circuits and Systems (ISCAS 2007), New Orleans, USA$$q121-124
000099663 8564_ $$uhttps://infoscience.epfl.ch/record/99663/files/reduction%20of%20register%20file%20delay%20ISCAS%202007.pdf$$zn/a$$s421072$$yn/a
000099663 909C0 $$xU11140$$0252283$$pLSI1
000099663 909C0 $$0252050$$pESL$$xU11977
000099663 909CO $$qGLOBAL_SET$$pconf$$pSTI$$pIC$$ooai:infoscience.tind.io:99663
000099663 917Z8 $$x112915
000099663 917Z8 $$x112915
000099663 917Z8 $$x112915
000099663 937__ $$aEPFL-CONF-99663
000099663 973__ $$rREVIEWED$$sPUBLISHED$$aEPFL
000099663 980__ $$aCONF