Generation and Handling of Non-Deterministic Parasitic Constraints in Analog and Mixed-Signal IC Layout Synthesis


Presented at:
Sixth Workshop on Synthesis And System Integration of MIxed Technologies, Fukuoka, Japan, November
Year:
1996
Laboratories:




 Record created 2006-06-26, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)