A Simulation Methodology for Reliability Analysis in Multi-Core SoCs

Reliability has become a significant challenge for system design in new process technologies. Higher integration levels dramatically increase power densities, which leads to higher temperature and adverse effects on reliability. In this paper, we introduce a simulation methodology to analyze reliability of multi-core SoCs. The proposed simulator is the first to provide system-on-chip level fine-grained reliability analysis. We use our simulation methodology to study the reliability effects of design choices such as thermal packaging and placement, as well as runtime events such as power management policies and workload distributions.


Published in:
Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI 2006), 95-99
Presented at:
Great Lakes Symposium on VLSI (GLSVLSI 2006), Philadelphia, Pennsylvania, USA, April 30 - May 2, 2006
Year:
2006
Publisher:
ACM Press
Keywords:
Laboratories:




 Record created 2006-04-06, last modified 2018-03-18

n/a:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)