Infoscience

Report

MONOLITHIC INTEGRATION OF NANOMECHANICAL RESONATORS WITH CMOS CIRCUITRY: FULL-WAFER NANOPATTERNING BY NANOSTENCIL LITHOGRAPHY

For the purpose of integrating nanomechanical structures with CMOS circuitry, nanostencil lithography ensures parallel patterning for rapid processing at wafer scale and nanometer-sized features definition. Moreover, this patterning technique is compatible with CMOS substrates given that it does not alter circuitry performance. However, a major limitation in nanostencil lithography is gap-induced pattern blurring naturally occurring if a planar stencil is used in combination with a substrate containing topography (e.g. CMOS). This phenomenon has been characterized and a corrective technique is implemented in order to eliminate the blurring.

    Reference

    • LMIS1-REPORT-2006-010

    Record created on 2006-03-20, modified on 2016-08-08

Fulltext

  • There is no available fulltext. Please contact the lab or the authors.

Related material