Single-Electron Circuit for Inhibitory Spiking Neural Network with Fault-Tolerant Architecture


Published in:
proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’05)
Presented at:
IEEE International Symposium on Circuits and Systems ISCAS’05, Kobe, Japan, May 23-26
Year:
2005
Laboratories:




 Record created 2005-11-21, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)