Multi-Chip Implementation of a High-Speed Sorting Engine Based on Rank-Ordering


Presented at:
IEEE International Midwest Symposium on Circuit and Systems MWSCAS 2004, Hiroshima, Japan, July 2004
Year:
2004
Note:
IEEE International Midwest Symposium on Circuit and Systems MWSCAS 2004, Hiroshima, Japan, July 2004
Laboratories:




 Record created 2005-08-30, last modified 2018-01-27

External link:
Download fulltext
n/a
Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)