Home > Multi-Chip Implementation of a High-Speed Sorting Engine Based on Rank-Ordering
 

Multi-Chip Implementation of a High-Speed Sorting Engine Based on Rank-Ordering

Kalkan, O. ; Hanay, M. S. ; Hatirnaz, I. ; Leblebici, Y.

Presented at:
IEEE International Midwest Symposium on Circuit and Systems MWSCAS 2004, Hiroshima, Japan, July 2004
Year:
2004
Note:
IEEE International Midwest Symposium on Circuit and Systems MWSCAS 2004, Hiroshima, Japan, July 2004
Laboratories:
LSM

Record appears in:
Scientific production and competences > STI - School of Engineering > IEL - Institute of Electrical Engineering > LSM - Microelectronic Systems Laboratory
Publicly available
Conference Papers
Work produced at EPFL
Published



 Record created 2005-08-30, last modified 2018-03-17

n/a:
Download fulltext
PDF
Rate this document:

Rate this document:
1
2
3
4
5
 
(Not yet reviewed)