GENES IV: A Bit-Serial Processing Element for a Multi-Model Neural-Network Accelerator


Editor(s):
Simpson, Patrick K.
Published in:
Neural Networks Theory, Technology, and Applications, 797-808
Year:
1996
Publisher:
New York, IEEE
Note:
Reprinted from citeIenneOct93asap.
Laboratories:




 Record created 2005-08-08, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)