GENES IV: A Bit-Serial Processing Element for a Multi-Model Neural-Network Accelerator


Published in:
Journal of VLSI Signal Processing, 9, 3, 257-73
Year:
1995
Laboratories:




 Record created 2005-08-08, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)