GENES IV: A Bit-Serial Processing Element for a Multi-Model Neural-Network Accelerator
Published in:
Proceedings of the International Conference on Application Specific Array Processors, 345-56
Note:
Reprinted in citeIenne96asap.
Laboratories:
Record created 2005-08-08, last modified 2018-03-17