Infoscience

Conference paper

GENES IV: A Bit-Serial Processing Element for a Multi-Model Neural-Network Accelerator

    Note:

    Reprinted in citeIenne96asap.

    Reference

    • LAP-CONF-1993-004

    Record created on 2005-08-08, modified on 2016-08-08

Fulltext

  • There is no available fulltext. Please contact the lab or the authors.

Related material