



© 2024 IEEE

PCIM Europe 2024; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management; Proceedings of

Comparative Analysis of Unidirectional High Step-Up Converters for Medium-Voltage Applications

S. Subotic, R. Burkart, T. Gradinger, et al.

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of EPFL's products or services. Internal or personal use of this material is permitted. However, permission to reprint / republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee. org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

POWER ELECTRONICS LABORATORY ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE



Comparative Analysis of Unidirectional High Step-Up Converters for Medium-Voltage Applications

Stefan Subotic¹, Ralph Burkart², Thomas Gradinger², Drazen Dujic¹

¹ École Polytechnique Fédérale de Lausanne (EPFL), Power Electronics Laboratory, Switzerland ² Hitachi Energy Research, Switzerland

Corresponding author/speaker: Stefan Subotic, stefan.subotic@epfl.ch

Abstract

Connection of renewable energy sources to the MVDC collection grid requires an efficient, reliable and economically viable high power DC/DC converter. With these requirements in mind, the paper presents a comparative analysis of two bulk-power processing converter topologies - the Single Active Bridge (SAB) and the Phase Shifted Full Bridge (PSFB) converter from the standpoint of suitability for the application, considering power hardware design and control requirements. The aim of the work is to provide a clear summary of trade-offs between the SAB and PSFB converter without their detailed design optimization. An overview of the converters' operating principles and steady-state models is presented first, laying the foundation for the comparison through converter characteristics. Based on carefully chosen exemplary designs the advantages and drawbacks of both topologies are identified and preliminary semiconductor losses are evaluated for each case. Finally, the input voltage regulation of the converters is addressed as well as additional considerations relevant for the applications of interest.

1 Introduction

The increased presence of renewable energy sources has brought forward numerous considerations toward their integration into the grid by means of Direct Current (DC) technologies. There is now strong indication that present Alternating Current (AC) systems will be complemented or replaced by their DC counterparts not only at High Voltage (HV) levels but at Medium Voltage (MV) levels as well [1], [2]. This is particularly true for the MVDC collection grids, which are being investigated for the large solar plants [3] and wind farms [4]. Depending on the considered power levels and required distances, the shift towards MVDC collection can lead to increased system efficiency [5]. The key factor still impeding this transition is the lack of a strong business case for all involved parties.

Recent advances in the field imply that, in the near future, single wind turbine power will be approaching 20 MW [6]. Similar power levels can be processed by central inverters in large-scale solar plants. While the input voltage, depending on the source, is in the (1.5-5)kV range, the MVDC collection grid voltage can reach several dozens of kV



Fig. 1: Wind farm or solar plant connection to the MVDC collection grid

in both cases, with 20 kV being taken as an example in this paper. This implies that the application requires a unidirectional high step-up high power DC/DC converter as the interfacing element. Fig. 1 illustrates the application and considered topological solutions on a conceptual level. The collection grid voltage is regulated by the DC/AC converter and it is assumed that maximum power point tracking and conversion from AC to DC (in case of wind turbines) is performed by the source-side converters. Consequently, it is required that the DC/DC converter regulates its input voltage.



Fig. 2: Topologies analysed in this work: (a) SAB converter (b) PSFB converter

In contrast to the widely studied modular solid state transformer, the concept of monolithic (bulk-power processing) unidirectional DC/DC converters has not been extensively investigated for these applications, with few notable exceptions [7]–[15]. The lack of standardization and demand from the market has also led to a scarcity of pilot projects and demonstrators. Nonetheless, the monolithic DC/DC converter emerges as an attractive solution, potentially offering a reduction of isolation overhead and an overall more robust structure compared to the partial-power processing alternative.

In the scientific literature, bidirectional converters such as the dual active bridge and resonant converters are drawing significant attention. Although prototypes of these converters exist [16], [17], the resonant topologies present additional challenges for control in high power applications (usually requiring an additional converter to perform the control, otherwise leading to reduced efficiency), while an active rectifier introduces additional costs and complexity in the considered application, where, generally, only unidirectional power flow capabilities are required.

Among the monolithic unidirectional converters, two particularly attractive topologies, considering complexity and control requirements, are the SAB and PSFB converter. These converters have already been investigated to some extent as an interfacing element between wind [8], [9] and solar plants [15] and the power grid. Both converters offer high efficiency through soft switching as well as a comparatively simple architecture. These topologies, although well known [18], [19], have never been demonstrated nor comprehensively compared at MW-level ratings, indicating the need for further research and motivating this work.

With the presented considerations in mind, the

paper is focused on an analytical comparison of the SAB and PSFB converter, based on output power and current characteristics, and semiconductor losses. Additionally, other aspects relevant for the application such as input voltage control and specific hardware requirements are addressed. It should be emphasised that the presented methodology allows a juxtaposition of the two converters without their respective optimization, strictly through appropriately selected exemplary designs. This allows the evaluation of the converters' performance based on analytical models in steady state.

2 Specifications and Designs

In Tab. 1, the overall requirements for the converter are defined. The $\pm 10\%$ variation of the input/output voltage is taken as a representative design example, considering the input voltage control requirements under output voltage and input current disturbances. The comparison is carried out for the wind farm and power grid interconnection application, with similar conclusions possible for the solar plant case as well.

The two studied toplogies are shown in Fig. 2. It can be seen that the SAB converter features only an inductor at the primary side of the Medium Frequency Transformer (MFT), while the PSFB has an additional di/dt limiting filter inductor at the output (alternatively, split and installed in both DC lines). It should be mentioned that the primary-side inductance of the PSFB is typically much smaller than

 Tab. 1: General converter specifications

Description	Symbol [Unit]	Value
Input voltage	$V_{\rm in}$ [kV]	$5 \pm 10 \%$
Output voltage	$V_{\rm out}$ [kV]	$20 \pm 10\%$
Output power	$P_{\rm out}$ [MW]	20
Sw. frequency	$f_{\rm s}$ [Hz]	500

the filter inductance and is usually carried out as the leakage inductance of the MFT. For the SAB, the inductor is often realized as an additional discrete component. Both the SAB and the PSFB converter can operate in two possible modes of operation - Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM).

In the analysis, three different designs, shown in Tab. 2, are considered for both converters. Each considered design conforms to the specifications from Tab. 1, enabling a fair comparison. The first and second design were oriented toward CCM and DCM operation respectively, in the entire input/output voltage range under nominal power. For the third design, the worst-case operational conditions are taken into account, without any operational mode constraints. Each design is elaborated in more detail in Section 4. It should be noted that none of the designs are optimized, and that their main purpose is to enable grounds for comparison between the SAB and the PSFB converter in terms of capability to serve the considered application.

3 Analytical Modeling

The phase-shift modulation, offering the possibility of input/output voltage or power-flow control, and being the most commonly proposed modulation strategy for both converters, is considered in the

Design 1						
Parameter / Symbol [Unit]	SAB1	PSFB1				
Leakage inductance / L _r [µH]	94.7	29.6				
Filter ind. / $L_{ m f}$ [mH]	n/a	2.7				
Turns ratio / N	8	5.5				
Nom. duty cycle / $D_{ m nom}$	0.62	0.75				
Design 2						
Parameter / Symbol [Unit]	SAB2	PSFB2				
Leakage inductance / $L_{\rm r}$ [µH]	10.74	1.79				
Filter ind. / $L_{\rm f}$ [mH]	n/a	0.22				
Turns ratio / N	5	5				
Nom. duty cycle / $D_{ m nom}$	0.29	0.29				
Design 3						
Parameter / Symbol [Unit]	SAB3	PSFB3				
Leakage inductance / $L_{\rm r}$ [µH]	8.27	75.4				
Filter ind. / $L_{\rm f}$ [mH]	n/a	9.6				
Turns ratio / N	6.5	6.5				
Nom. duty cycle / D_{nom}	0.59	0.82				

Tab. 2: Exemplary converter designs

analysis. In this work, it is considered that the leg containing switches S_1 and S_2 is the leading leg, while the other leg is the lagging leg. The value of phase shift (ϕ) translates into the duty cycle (D) of the primary side voltage V_{AB} . This relation can be described as:

$$D = 1 - \frac{\phi}{\pi} \tag{1}$$

Both the SAB and the PSFB converter can operate either in CCM or DCM depending on the value of the duty cycle and other, fixed, parameters (N, $V_{\rm in}, V_{\rm out}$). If a converter operates in CCM, by decreasing the duty cycle, at some point, it enters into DCM. This point corresponds to the boundary duty cycle, which is the same for both converters and equal to the DC voltage conversion ratio $(D_{\rm BCM} = \frac{V_{\rm out}}{NV_{\rm in}})$.

In Fig. 3, the steady-state waveforms are shown for both converters operated in CCM/DCM along with conduction intervals for all semiconductor devices ("+" indicates the IGBT alone, while "-" corresponds to antiparallel diodes) during one switching cycle. It should be mentioned that the magnetizing inductance is considered to be infinite in this model which is a good approximation for the purposes of the analysis. The notation in the figure is selfexplanatory. Therefore, some of the shown symbols are not explicitly explained in the text. Rather, a concise body of equations governing the operation of each converter in each operating mode is given, and comments are offered only where relevant.

3.1 SAB Converter

Referring to the left-hand side of Fig. 3a, the steadystate waveforms of the SAB converter operated in CCM can be described by the following equations:

$$\frac{V_{\rm out}}{V_{\rm in}} = N \frac{DT - 4t_{\delta}}{T}$$
(2)

$$I_1 = \frac{V_{\rm in} - V_{\rm out}/N}{L_r} (DT/2 - t_{\delta})$$
 (3)

$$I_2 = \frac{V_{\rm in} - V_{\rm out}/N}{L_{\rm r}} (DT/2 - t_{\delta}) - \frac{V_{\rm out}/N}{L_{\rm r}} (1 - D)T/2.$$
 (4)

The DCM mode operation is depicted on the righthand side of Fig. 3a. The corresponding description can be easily derived:

$$\frac{V_{\rm out}}{V_{\rm in}} = N \frac{DT}{T - 2t_{\alpha}}$$
(5)



Fig. 3: Steady-state waveforms and conduction states: (a) SAB converter: CCM (left) and DCM (right) (b) PSFB converter: CCM (left) and DCM (right)

$$I_{max} = \frac{1}{L_{\rm r}} (V_{\rm in} - \frac{V_{\rm out}}{NV_{\rm in}}) DT/2.$$
 (6)

3.2 PSFB Converter

CCM operation of the PSFB converter is illustrated on the left-hand side of Fig. 3b. The voltage drop across L_r is always taken into account, although it is usually neglected during the $\left(\frac{\Delta DT}{2}, \frac{T}{2}\right)$ interval, which is only justified if L_r is much smaller than L_f (when reflected to the primary side of the transformer). Thus, the model contains no simplifications in this sense, appreciably enhancing precision when L_r is considerable, and can be described by:

$$V_{\rm sec1} = \frac{NL_{\rm f}V_{\rm in} + N^2L_{\rm r}V_{\rm out}}{L_{\rm f} + N^2L_{\rm r}}$$
(7)

$$V_{\rm sec2} = \frac{N^2 L_{\rm r} V_{\rm out}}{L_{\rm f} + N^2 L_{\rm r}} \tag{8}$$

$$D_{\rm eff} = \frac{V_{\rm out} - V_{\rm sec2}(1-D)}{V_{\rm sec1}} \tag{9}$$

$$K = \frac{V_{\rm in}\Delta D}{4L_{\rm r}Nf_{\rm s}} + \frac{(V_{\rm out} - V_{\rm sec2})(1 - D)}{4L_{\rm f}f_{\rm s}}$$
(10)

$$\Delta I_{\rm out} = \frac{(NV_{\rm in} - V_{\rm out})D_{\rm eff}}{2f_{\rm s}(L_{\rm f} + N^2L_{\rm r})} \tag{11}$$

$$I_1 = N(K - \frac{\Delta I_{\text{out}}}{2}) \tag{12}$$

$$I_2 = N(K + \frac{\Delta I_{\text{out}}}{2} - \frac{(V_{\text{out}} - V_{\text{sec2}})(1 - D)}{2L_{\text{f}}f_{\text{s}}})$$
(13)

$$I_{\rm max} = N(K + \frac{\Delta I_{\rm out}}{2}) \tag{14}$$

$$t_0 = \frac{V_{\rm sec2}(D-1) + NV_{\rm in}D - V_{\rm sec1}D_{\rm eff}}{4NV_{\rm in}f_{\rm s}}.$$
 (15)

In the equations, $f_{\rm s}$ is the switching frequency. $D_{\rm eff}$ is equal to D- ΔD , and corresponds to the interval when $V_{\rm sec1}$ is applied at the MFT secondary. When $L_{\rm f}$ is much larger than $L_{\rm r}$, this value becomes equal to $\frac{V_{\rm out}}{NV_{\rm in}}$ and is typically called the effective duty cycle of the secondary voltage. $\Delta I_{\rm out}$ is the peak to peak ripple of the output current. While all values shown in Fig. 3b are accurately described, expression (10) also offers a good approximation of the average output current (which can be accurately expressed based on the presented model), by neglecting the change of output current slope during the duty cycle loss interval.

Equations (7) and (8) still hold true in DCM operation, shown on the right-hand side of Fig. 3b, as well as:

$$I_{\rm max} = \frac{(NV_{\rm in} - V_{\rm sec1})D}{2N^2 L_{\rm r} f_{\rm s}}$$
(16)

$$t_{\rm zero} = \frac{(NV_{\rm in} - V_{\rm sec1})D}{2V_{\rm sec2}f_{\rm s}}.$$
 (17)

Based on the presented steady-state analytical models and knowing the conduction states, through integration of linear segments, expressions for RMS and average currents can be derived for each semiconductor device of the converters. These expressions, although not shown, are used to obtain the converter characteristics in the following section as a basis for analysis.

4 Current Stress Comparison

In this section, the three pairs of SAB and PSFB converter designs are compared based on their output power and current characteristics. In the presented output power graphs, only the characteristics corresponding to extreme and nominal combinations of the input and output voltages are displayed, while all other characteristics fall between the shown ones. These cases are noted as: (1) $(V_{\text{in,min}}, V_{\text{out,max}})$; (2) $(V_{\text{in,min}}, V_{\text{out,min}})$; (3) $(V_{\text{in,nom}}, V_{\text{out,nom}})$; (4) $(V_{\text{in,max}}, V_{\text{out,max}})$; (5) $(V_{in,max}, V_{out,min})$. It should be noted that the devices within the same leg experience the same current stress, only in different half-cycles of switching. Therefore, only one device per leg is considered in the analysis. Only RMS currents are displayed, with similar conclusions being valid for average currents. Also, within current characteristics graphs, only nominal input/output voltage is shown with similar conclusions being applicable for any other input/output voltage combination.

4.1 CCM Operation

Converters SAB1 and PSFB1, defined in Tab. 2, are designed to operate in CCM at rated power in the entire input/output voltage range. It can be shown that the RMS currents on the primary side of the SAB and PSFB converters increase with the transformer turns ratio. Therefore, the turns ratio is kept as low as possible for the SAB1 and slightly above the theoretical minimum ($N_{\rm min} = \frac{V_{\rm out,max}}{NV_{\rm in,min}}$) to avoid an excessively high slew rate of the output power in CCM and/or high secondary voltage, for the PSFB1. This, nonetheless, resulted in a considerably lower required turns ratio for PSFB1 than for SAB1. The output power characteristics are shown for both converters in Fig. 4.

In Fig. 5, the current stress of the primary and secondary side devices is shown for both converters. It



Fig. 4: Output power characteristics: SAB1 and PSFB1



Fig. 5: Current characteristics: SAB1 - full line and PSFB1 - dashed line

can be seen that for all devices on the primary side, the PSFB1 achieves significantly lower RMS currents, while the rectifier diodes experience similar current stress.

4.2 DCM Operation

SAB2 and PSFB2, were designed to operate in DCM at rated power (hence, also at all partial power levels) for any input/output voltage combination. To make the comparison fair in this case, the same turns ratio (slightly higher than the theoretical minimum for nominal power transfer) is adopted for both converters. As a design rule, it was considered that the converters must operate in BCM (boundary mode) if the input voltage is minimal and output voltage is maximal. This rule helps to reduce the RMS currents which are drastically increased with deep DCM operation (low duty cycle for nominal power operation) and, again, provides leveled ground for the analysis. As obvious from the output power characteristics shown in Fig. 6, this resulted in identical behavior of both converters in DCM. It should be mentioned that the PSFB inductances can be selected in an infinite number of ways (as long as the total inductance reflected to one side of the



Fig. 6: Output power characteristics: SAB2 and PSFB2



Fig. 7: Current characteristics: SAB2 - full line and PSFB2 - dashed line (coincides with the full line)

transformer remains the same) to achieve exactly the same characteristics in DCM. However, the fact that a high output filter inductance increases the voltage across the rectifier should be kept in mind.

In Fig. 7, the device RMS current stress is shown for both converters. As expected, the current stress in DCM is exactly the same for SAB2 and PSFB2. Despite this fact, the SAB converter shows clear advantages compared to the PSFB when both are designed for DCM operation. Since the SAB does not feature an output inductor, the total required inductance can be reduced by a factor of almost N^2 , and the rectifier voltage is clamped to $V_{\rm out}$ which reduces the rectifier voltage stress.

4.3 Operation Without Mode Constraints

Converters SAB3 and PSFB3 were designed without CCM/DCM operation requirements at rated power as, considering the entire input/output voltage range operation, an optimal design is likely the one allowing a combination of CCM and DCM operation, at least for the SAB. Again, it must be emphasised that SAB3 and PSFB3 are not optimized designs. As a basis for fair comparison, in this case, the same MFT turns ratio equal to 6.5 is selected for both converters. This value of N is selected as it provides a good trade-off between forcing the SAB converter toward DCM operation, which is generally the case with low turns ratios, and CCM operation, which is achievable with higher turns ratios. For the PSFB, the additional degree of freedom originating from the additional inductance, enables CCM operation in the entire voltage range



Fig. 8: Output power characteristics: SAB3 and PSFB3

even with low turns ratios. The final requirement for both converters, ensuring a fair comparison, is that nominal power is achieved at D = 1 when input voltage is minimal and output voltage is maximal.

Output power characteristics are shown in Fig. 8. It can be seen that, for the SAB3 converter, nominal power is reached both in CCM and in DCM for various characteristics. On the other hand, the PSFB3 output power characteristics indicate continuous operation in CCM under nominal power. It should be mentioned that the PSFB3 could have been designed differently for this comparison. The shape of the output characteristics of a PSFB converter depends on the parameter r which can be defined as the ratio of the two inductance reflected on the same transformer side ($r = \frac{L_{\rm f}}{N^2 L_{\rm r}}$). Comparing two designs, one with a high value of r, and the other with the low value of r for the same L_r , it is possible to observe that the second design results in a higher filter inductance which reduces the current ripple of the output current. This results also in lower RMS currents of the primary. The downside of the second design is a large variation of output power with duty cycle change in CCM. Therefore, it



Fig. 9: Current characteristics: SAB3 - full line and PSFB3 - dashed line



Fig. 10: Loss distribution of the 6 designs under nominal conditions: leading leg switch S_1 , lagging leg switch S_4 and rectifier diode D_1 . The sum represents the total losses of the converter ($\Sigma = 2P_{S1} + 2P_{S4} + 4P_{D1}$).

can be concluded that, by increasing the factor r, it is possible to achieve lower RMS current stress and smaller output current ripple, but at a price of loose control of the output power. A conservative value of r = 3 was adopted for PSFB3 as a good trade-off in this sense.

In Fig. 9, it can be observed that the additional degree of freedom of the PSFB resulted in lower RMS currents in all devices. Again, a different design of the PSFB3 could have resulted in an even more obvious difference at the cost of higher slew rate of the characteristics shown in Fig. 8 (right) in CCM. From Fig. 9, it can also be seen that the PSFB3 operates mainly in CCM, but at lower power levels (around $0.3P_{nom}$) enters into DCM. On the other hand, the SAB3 converter operates in DCM even at nominal power levels.

5 Semiconductor Losses

In this section, the converter designs from Tab. 2 are compared based on semiconductor losses. On the inverter side, conduction and switching losses of IGBT (S+), as well as conduction losses of the antiparallel diodes (S-) are taken into account. On the rectifier side, only conduction losses of the diodes are considered. Owing, to the soft switching properties of these converters, the reverse recovery losses of all diodes are considered negligible. The snubber circuitry related to voltage balancing and protection is not considered in this analysis, even though it is clear that addition of these elements would bring additional losses in practical design. The considered devices are 5SNA 1000G650300

 $(6.5 \,\mathrm{kV}/\ 1000 \,\mathrm{A})$ for inverter switches and 5SDD 75Y8500 $(8.5 \,\mathrm{kV}/\ 6720 \,\mathrm{A})$ for the rectifier diodes. It should be mentioned that the selected devices serve only as an example for the comparison, and that the thermal and cooling aspects were not considered either.

In Fig. 10, the loss distribution is shown for each considered case. It should be pointed out that, in all cases, the devices in the same leg (leading or lagging) are subject to the same losses. Therefore, only the losses per single device position (e.g. upper switch) within the leading and lagging leg are shown. Likewise, only the losses per single rectifier diode position are displayed. It should be also mentioned that, although conduction losses of the antiparallel diodes of the lagging leg devices are low, and therefore hardly visible for SAB1 and PSFB1 converters, they still exist. The losses are, in all cases, shown for operation with nominal input and output voltages and output power. (Σ) represents the sum of all semiconductor losses for each converter.

Tab. 3 shows the required number of parallel connected IGBTs (N_p) and series connected rectifier diodes (N_s), determined based on the maximum current stress of the IGBTs (I_{max}) and maximum voltage across the rectifier (U_{max}) respectively, thus indicating the sizing rules. It is worth mentioning that the maximal voltage stress on the primary side corresponds to the input voltage, while the maximum current stress of the rectifier diodes is comparable with the peak output current which is in all cases well below the selected device ratings.

Tab. 3: The required number of used devices

Converter	lmax [kA]	Umax [kV]	Np	Ns
SAB1	14.8	20	10	4
PSFB1	9.7	25.6	7	6
SAB2	27.3	20	18	4
PSFB2	27.3	24.2	18	5
SAB3	13.6	20	9	4
PSFB3	8.6	29.4	6	6

Converters SAB1 (semiconductor efficiency $\eta = 98.59\%$) and PSFB1 ($\eta = 99.07\%$) feature a similar loss distribution with the turn-off losses (particularly of the leading leg) being dominant. As the converters are designed for CCM operation, turn-on losses do not appear, owing to the Zero Voltage Switching (ZVS) in this mode. Clearly, PSFB1 is superior to SAB1 in terms of losses and device count.

In DCM operation, converters SAB2 ($\eta = 98.34\%$) and PSFB2 ($\eta = 98.32\%$) are almost exactly the same, as explained in the previous section. The advantage of the SAB converter here comes to the fore again, this time, in the form of lower number of rectifier diodes due to lower secondary voltage stress, and slightly lower losses overall. Considering that the converters now operate in DCM, the turn-off losses of the lagging leg are zero as the current is zero at the corresponding instants owing to Zero Current Switching (ZCS) in this mode. However, the turn-on losses are present as the antiparallel diodes of the lagging leg no longer conduct prior to IGBT turn-on. The main contributor in the losses are the leading leg turn-off losses, penalised by the high RMS current in DCM.

Without operational mode constraints, the design rules resulted in the SAB3 ($\eta = 98.95\%$) operating in DCM and PSFB3 ($\eta = 98.87\%$) in CCM for nominal input/output voltages. It can be seen that SAB3 has slightly lower losses than PSFB3. However, this is mainly a consequence of the higher required number of parallel connected devices in this converter, lowering the primary side losses. Therefore, it is again evident that the PSFB converter shows more advantages than drawbacks overall, in this comparison as well.

Comparing all six designs, it can be said that CCM operation is preferable from the standpoint of semiconductor efficiency and can lead to lower device count on the inverter side. The main disadvantage



Fig. 11: Total semiconductor losses of the six converters under varying output power levels

of CCM operation of the PSFB, compared to the SAB is the higher secondary-side voltage, requiring more diodes for blocking. Therefore, it can be said that PSFB operated in CCM can lead to highest semiconductor efficiencies but at the expense of higher rectifier voltage stress.

In Fig. 11, the total losses of the six converters are shown for nominal voltages and varying output power levels, from 2MW up to 20MW. It can be concluded that, from the perspective of semiconductor losses, the PSFB converter is superior compared to the SAB converter. The only exception to this are designs for DCM operation over the entire operational range, where the SAB converter shows advantages.

6 Additional Considerations

In this section, additional considerations relevant for SAB and PSFB comparison at MW-levels are briefly addressed. The considerations are specific to the application and include feasibility of input voltage control and transient voltage suppression requirements.

6.1 Input Voltage Control

As mentioned, the DC/DC converters from Fig. 1 must regulate their input voltage under the disturbances caused by input current variation (dependant on the source power generation), and MVDC collection grid voltage fluctuations which are outside of its control.

To realize the input voltage control, only the low voltage at the input of the converter needs to be



Fig. 12: Input voltage control under disturbances: SAB1 and PSFB1

measured and used as the feedback variable. The error between the wanted reference and measured value is fed to a simple PI regulator. The regulator directly controls the duty cycle of the primary side voltage. E.g. if generated power is increased, the input voltage has a tendency to increase, so in order to maintain the wanted reference, the duty cycle is increased and more current is drawn from the input capacitor. Conversely, under lower power production, the duty cycle is decreased, drawing less current from the input capacitor.

To demonstrate the feasibility of input voltage control, the above-explained controller is implemented for converters SAB1 and PSFB1. In Fig. 12, the results are shown. It can be seen that both converters can control the input voltage under varying profiles of input current and output voltage. Therefore, it is demonstrated that the control can be implemented in both cases. However, designing a PSFB converter to have a high output power variation with small duty cycle changes can lead to poor input voltage control in the described scenario as the resolution of the duty cycle variation is limited.

6.2 Additional Hardware Requirements

Unlike the SAB, the PSFB converter features an output filter inductance which can reduce the output current ripple. However, due to the existence of this inductance, in steady state operation in CCM, a voltage ringing occurs between the parasitic capacitors of the rectifier (and transformer) and the primaryside inductance. This phenomenon occurs after the duty cycle loss interval. While the maximum secondary voltage is defined by (7) in the ideal case, when the parasitic capacitance is considered it can be described by:

$$V_{\rm secMAX} = \frac{2(L_{\rm f}NV_{\rm in} + L_{\rm r}V_{\rm out})}{(L_{\rm f} + L_{\rm r})}.$$
 (18)

Assuming that $L_{\rm f} >> L_{\rm r}$, (7) can be approximated as NV_{in} , and (18) as $2NV_{in}$. It becomes obvious that the ringing leads to an almost twofold increase of the secondary voltage, presenting itself as an inherent disadvantage of the PSFB topology. It should be emphasised that the rectifier voltage of the PSFB is inevitably higher that the rectifier voltage of the SAB (which is clamped to the grid voltage) even without considering the parasitics. The voltage ringing imposes additional requirements for the rectifier design in the case of the PSFB converter compared to the SAB converter. This issue can be addressed either by oversizing the rectifier, which may be impractical, considering the voltage levels, or by introducing additional clamping circuitry, imposing both losses and additional components.

7 Conclusion

In the paper, the SAB and PSFB converter were compared from the standpoint of current stress and semiconductor losses. It was shown that higher semiconductor efficiency can be achieved with the PSFB converter. By comparing several relevant cases, it was demonstrated that the advantages of the PSFB converter can be only utilized if the converter operates in CCM, while in DCM, the SAB is the superior topology. Several other considerations relevant for topology selection were also presented, such as the increased rectifier voltage stress of the PSFB converter and potential control issues. This makes the ultimate selection of the topology a trade-off between several presented factors.

References

- CIGRE WG C6.31, 'Medium Voltage Direct Current (MVDC) Grid Feasibility Study', https://ecigre.org/publication/793-medium-voltage-directcurrent-mvdc-grid-feasibility-study, Accessed: 2024-02-14.
- [2] J. K. Steinke, P. Maibach, G. Ortiz, F. Canales, and P. Steimer, "MVDC Applications and Technology," in *PCIM Europe 2019; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, 2019, pp. 1–8.

- [3] H. A. B. Siddique and R. W. De Doncker, "Evaluation of DC Collector-Grid Configurations for Large Photovoltaic Parks," *IEEE Transactions on Power Delivery*, vol. 33, no. 1, pp. 311–320, 2018. DOI: 10.1109/TPWRD.2017.2702018.
- [4] P. K. Steimer and O. Apeldoorn, "Medium voltage power conversion technology for efficient windpark power collection grids," in *The 2nd International Symposium on Power Electronics for Distributed Generation Systems*, 2010, pp. 12–18. DOI: 10.1109/PEDG.2010.5545750.
- [5] P. Le Métayer, J. Paez, S. Touré, C. Buttay, D. Dujic, et al., "Break-even distance for MVDC electricity networks according to power loss criteria," in 2021 23rd European Conference on Power Electronics and Applications (EPE'21 ECCE Europe), 2021, pp. 1–9. DOI: 10.23919/EPE21ECCEEurope50061.2021.9570416.
- [6] GE Renewable Energy, 'World's Most Powerful Offshore Wind Platform: Haliade-X', https://www. ge.com/renewableenergy/wind-energy/offshorewind/haliade-x-offshore-turbine, Accessed: 2023-09-29.
- [7] C. Meyer and R. W. De Doncker, "Design of a Three-Phase Series Resonant Converter for Offshore DC Grids," in 2007 IEEE Industry Applications Annual Meeting, 2007, pp. 216–223. DOI: 10.1109/07IAS.2007.40.
- [8] L. Max and T. Thiringer, "Control method and snubber selection for a 5 MW wind turbine single active bridge DC/DC converter," in 2007 European Conference on Power Electronics and Applications, 2007, pp. 1–10. DOI: 10.1109/EPE.2007. 4417324.
- [9] M. Mobarrez, M. Fazlali, M. A. Bahmani, and T. Thiringer, "Performance and loss evaluation of a hard and soft switched 2.4 MW, 4 kV to 6 kV isolated DC-DC converter for a wind energy application," in *IECON 2012 - 38th Annual Conference on IEEE Industrial Electronics Society*, 2012, pp. 5086–5091. DOI: 10.1109/IECON.2012. 6389558.
- [10] F. Deng and Z. Chen, "Control of Improved Full-Bridge Three-Level DC/DC Converter for Wind Turbines in a DC grid," *IEEE Transactions on Power Electronics*, vol. 28, no. 1, pp. 314–324, 2013. DOI: 10.1109/TPEL.2012.2198835.
- [11] G. Ning, W. Chen, L. Shu, J. Zhao, W. Cao, et al., "Hybrid Resonant ZVZCS PWM Full-Bridge Converter for Large Photovoltaic Parks Connecting to MVDC Grids," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 5, no. 3,

pp. 1078–1090, 2017. DOI: 10.1109/JESTPE. 2017.2651020.

- [12] J. Lam and P. K. Jain, "A new step-up DC/DC resonant converter with a capacitive output filter for medium voltage (MV) DC grid in wind energy power systems," in *IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society*, 2014, pp. 1084–1089. DOI: 10.1109/IECON. 2014.7048637.
- [13] C. Dincan, P. Kjaer, Y.-h. Chen, S. Munk-Nielsen, and C. L. Bak, "A High-Power, Medium-Voltage, Series-Resonant Converter for DC Wind Turbines," *IEEE Transactions on Power Electronics*, vol. 33, no. 9, pp. 7455–7465, 2018. DOI: 10.1109/ TPEL.2017.2770220.
- [14] X. Zhao, B. Li, B. Zhang, and D. Xu, "A High-Power Step-Up DC/DC Converter Dedicated to DC Offshore Wind Farms," *IEEE Transactions on Power Electronics*, vol. 37, no. 1, pp. 65–69, 2022. DOI: 10.1109/TPEL.2021.3102228.
- [15] P. L. Métayer, Q. Loeuillet, F. Wallart, C. Buttay, D. Dujic, and P. Dworakowski, "Phase-Shifted Full Bridge DC–DC Converter for Photovoltaic MVDC Power Collection Networks," *IEEE Access*, vol. 11, pp. 19 039–19 048, 2023. DOI: 10.1109/ACCESS. 2023.3247952.
- [16] N. Soltau, H. Stagge, R. W. De Doncker, and O. Apeldoorn, "Development and demonstration of a medium-voltage high-power DC-DC converter for DC distribution systems," in 2014 IEEE 5th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), 2014, pp. 1–8. DOI: 10.1109/PEDG.2014.6878696.
- [17] M. S. Agamy, D. Dong, L. J. Garcés, Y. Zhang, M. E. Dame, *et al.*, "A High Power Medium Voltage Resonant Dual Active Bridge for MVDC Ship Power Networks," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 5, no. 1, pp. 88–99, 2017. DOI: 10.1109/JESTPE.2016. 2636365.
- [18] A. Rodriguez, J. Sebastian, D. G. Lamar, M. M. Hernando, I. Ayarzaguena, *et al.*, "An Overall Analysis of the Static Characteristics of the Single Active Bridge Converter," *Electronics*, vol. 11, no. 4, 2022. DOI: 10.3390/electronics11040601.
- [19] J. Sabate, V. Vlatkovic, R. Ridley, F. Lee, and B. Cho, "Design considerations for high-voltage highpower full-bridge zero-voltage-switched PWM converter," in *Fifth Annual Proceedings on Applied Power Electronics Conference and Exposition*, 1990, pp. 275–284. DOI: 10.1109/APEC.1990. 66420.