


## X-HEEP: eXtensible Heterogeneous Energy Efficient Platform

### Configurable and Extendible Architecture



[1] Low-power, 32-bit, in-order RISC-V core with a 2-stage pipeline that implements RV32[EI][M]C instruction set architecture.  
 [2] High-performance, 32bit, in-order RISC-V core with a 4-stage pipeline that implements RV32IMFC[Xpulp] instruction set architecture.  
 [3] High-performance, 32-bit, in-order RISC-V core with a 4-stage pipeline that implements the RV32[E][M]Zmmul[A]Zca\_Zcb\_Zcmp\_Zcmt[Zba\_Zbb\_Zbs]Zbc\_Zbs\_Zbc\_Zbs\_ZicntrZihpmZicsrZifencei[X] instruction set architecture and offers extensions through the CORE-V-XIF interface.



### Design Flow Support

- CONFIGURATION** → SystemVerilog templates
- Automatic tools to configure the RTL code of X-HEEP thanks to customizable parameters
- SW IMPLEMENTATION** → HAL and FreeRTOS
- Includes an hardware abstraction layer (HAL) for easy access to peripherals' functionalities
  - Supports FreeRTOS to enable concurrent execution and enhance resource management
- SIMULATION AND HW IMPLEMENTATION** → FuseSoC
- Automatic tool to generate the required script to simulate and implement the design
- Supported tools:**
- Simulation: Verilator, Questasim, etc.
  - ASIC: Design Compiler, Innovus, etc.
  - FPGA: Vivado, etc.

## FPGA: Fully-virtualized Platform for Healthcare Applications



### Implementation and Features



- IMPLEMENTATION** → Zynq 7020 on Pynq-Z2 board
- X-HEEP implemented on the programmable logic side communicates with the Linux system on the processing system side
- FULL VIRTUALIZATION** → No off-board I/O connectivity required
- All peripherals virtualized under Linux
- Examples:** JTAG virtualized towards Linux GPIOs, UART virtualized towards a Linux serial port, FLASH virtualized on the board DRAM, etc.
- ESTIMATIONS** → Performance and energy
- Performance estimation through dedicated performance counters
  - Energy estimation based on TSMC 65nm CMOS technology
- USER INTERACTION** → Jupyter notebook
- Dedicated Python class to support interaction through Jupyter notebook


## Useful Links

### Open-source Repositories

X-HEEP	FPGA-HW	FPGA-SW
<p><b>X-HEEP</b> → Main repository of X-HEEP  <a href="https://github.com/esl-epfl/x-heep">https://github.com/esl-epfl/x-heep</a></p> <p><b>FPGA</b> → Repositories of the FPGA emulation platform  <a href="https://github.com/esl-epfl/x-heep-femu">https://github.com/esl-epfl/x-heep-femu</a>  <a href="https://github.com/esl-epfl/x-heep-femu-sdk">https://github.com/esl-epfl/x-heep-femu-sdk</a></p>		


## HEEPOCRATES: X-HEEP-based Chip for Healthcare Applications

### Post-PnR Layout and Silicon Characterization



[4] William Andrew Simon, Yasir Mahmood Qureshi, Marco Rios, Alexandre Levisse, Marina Zapater, and David Atienza. 2020. Blade: an in-cache computing architecture for edge devices. IEEE Transactions on Computers, 69, 9, 1349–1363.  
 [5] Loris Duch, Soumya Basu, Rubén Braojos, David Atienza, Giovanni Ansaloni, and Laura Pozzi. 2016. A multi-core reconfigurable architecture for ultra-low power bio-signal analysis, 416–419.

### Energy Consumption



[6] Catalina Gómez, Pablo Arbeláez, Miguel Navarrete, Catalina Alvarado-Rojas, Michel Le Van Quyen, and Mario Valderrama. 2020. Automatic seizure detection based on imaged-eeeg signals through fully convolutional networks. Scientific reports, 10, 1, 1–13.