Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. SIMD Parallel Execution on GPU from High-Level Dataflow Synthesis
 
conference paper

SIMD Parallel Execution on GPU from High-Level Dataflow Synthesis

Bloch, Aurélien  
•
Casale Brunet, Simone  
•
Mattavelli, Marco  
February 4, 2022
2021 IEEE 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)
14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)

Writing and optimizing application software for heterogeneous platforms including GPU units is a very difficult task that requires designer efforts and resources to consider several key elements to obtain good performance. Dataflow programming has shown to be a good approach for accomplishing such a difficult task for its properties of portability and the possibility of arbitrary partitioning a dataflow network on each unit of heterogeneous platforms. However, such a design methodology is not sufficient by itself to obtain good performance. The paper describes some methodological steps for improving the performance of dataflow programs written in RVC-CAL and synthesized to execute on heterogeneous CPU/GPU co-processing platforms. The steps do include the optimization of the performance of the communication tasks between processing elements, a strategy for the efficient scheduling of independent GPU partitions, and the introduction of dynamic programming for leveraging the SIMD nature of GPU platforms. The approach is validated qualitatively and quantitatively using dataflow application program examples executed by applying several partitioning configurations.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/MCSoC51149.2021.00017
Author(s)
Bloch, Aurélien  
Casale Brunet, Simone  
Mattavelli, Marco  
Date Issued

2022-02-04

Published in
2021 IEEE 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)
ISBN of the book

978-1-665438-60-5

Total of pages

7

Start page

62

End page

68

Subjects

Multicore processing

•

Design methodology

•

Graphics processing units

•

Writing

•

Programming

•

Dynamic scheduling

•

Dynamic programming

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
SCI-STI-MM  
Event nameEvent placeEvent date
14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)

Singapore

December 20-23, 2021

Available on Infoscience
February 8, 2022
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/185210
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés