Efficient High Step-up Operation in Boost Converters Based on Impulse Rectification

Mohammad Samizadeh Nikoo, Member, IEEE, Armin Jafari, Nirmana Perera, and Elison Matioli, Member, IEEE

Abstract—Conventional boost converters, while having a high level of simplicity and robustness, are known to have a poor efficiency at high step-up regime. More complicated topologies have been extensively explored to increase the step-up ratio while keeping a high-efficiency, however, an efficient regulated dc-dc power conversion at high step-up regime still remains a challenge. In this work we demonstrate fully soft-switched operation of boost converters based on impulse rectification, which results in an efficient power conversion at very high step-up regime. Contrary to the conventional analysis of boost converters which seeks to minimize conduction and switching losses, our approach considers reactive power as the key parameter limiting efficiency. A theoretical basis for this operation mode enabled an appropriate design resulting in power conversion efficiencies above 90% for voltage gain values of 5, 10, 25, and 50, with a peak efficiency of 97%. The guidelines to design boost converters based on the proposed approach are discussed. The simplicity and high performance of this approach opens new avenues in designing regulated dc-dc converters with a high step-up.

Index Terms—Boost converters, high efficiency, high step-up, impulse rectification, reactive power, *E*oss, *C*oss.

I. INTRODUCTION

LEAN energy resources such as photovoltaic (PV) and fuel cell (FC), exhibit low unregulated output voltage, which requires a dc-dc converter with a high voltage step-up ratio [1]-[6]. Several approaches including inductive switching (e.g. boost converters [1]), transformer-based topologies (e.g. dual active bridge (DAB) [2] and flyback converters [3]) and voltage multipliers [4] have been explored for efficient power conversion. Nevertheless, maintaining both high efficiency and regulation at high voltage gain values is still a challenge. For instance, the conventional boost converter, as one of the simplest step-up topologies, is known to be inefficient for large gain values [5]. Transformer-based topologies can potentially provide high voltage step-up, however, their soft-switching operation severely depends on the load condition. Voltage multipliers are typically unregulated and exhibit lower performance at high step-up regime, as the output voltage does not further scale with number of stages [7].

In this work, by utilizing a novel and unconventional approach considering the reactive power as a key parameter limiting efficiency, we theoretically and experimentally demonstrate efficient and regulated operation of standard boost converters (without any additional components) at very high step-up regime. Our approach treats the operation of the converter based on the generation and rectification of repetitive impulses resulting from resonance of the inductor and output

The authors are with the Power and Wide-band-gap Electronics Research Laboratory (POWERlab), École polytechnique fédérale de Lausanne (EPFL), CH-1015 Lausanne, Switzerland (e-mail: elison.matioli@epfl.ch).

capacitance ($C_{\rm OSS}$) of the switch [8]. A theoretical basis is presented which shows guidelines to obtain high efficiency at high gain values. The high performance of this approach, together with its simplicity, open new pathways for the future dc-dc converters operating at high voltage gain values.

II. OPERATION PRINCIPLE

Fig. 1a shows a boost converter topology separated into two main stages. The first stage, including an inductor and a field-effect transistor (FET), converts the input dc voltage to a stream of high-voltage repetitive impulses. As shown in Fig. 1b, when FET is ON ($t_0 < t < t_1$), the inductor is smoothly charged by the input voltage $V_{\rm in}$. At $t = t_2$, the FET is turned OFF. The resonance between L and $C_{\rm OSS}$ provides a zero turn-OFF loss (ZTL) [9]: because the switching time ($\Delta t_{\rm SW}$) is much faster than $\sqrt{LC_{\rm OSS}}$ time constant, the cross product of the channel current ($i_{\rm ch}$) and drain-source voltage ($v_{\rm DS}$) is completely negligible. The resonance between L and $C_{\rm OSS}$ results in the formation of an impulse waveform over drain-source terminals of the FET, as




Fig. 1. (a) Boost converter topology, together with (b) illustration of the main waveforms ν_{GS} , ν_{DS} , i_L , and $i_{DS} = i_{ch} + i_{OSS}$.

TABLE I
OPERATION PRINCIPLE SUMMARY

I	DDT	D:-1-1	Description
Interval	FET	Diode d	Description
$t_0 < t < t_1$	ON	OFF	Inductor L is being charged
$t_1 < t < t_2$	OFF	OFF	Drain-source impulse starts to build-up
			(Energy transfer from inductor to C_{OSS})
$t_2 < t < t_3$	OFF	ON	Power transfer period
			(the impulse is clamped at V_{out})
$t_3 < t < t_4$	OFF	OFF	Restoring the energy of C_{OSS} resulting
			in a negative inductor current

the inductor current passes through $C_{\rm OSS}$ ($i_{\rm L}=i_{\rm OSS}$) [8]. The drain-source impulse gets clamped at $t=t_2$, when the voltage level reaches the output dc link voltage level $V_{\rm out}$. During $t_2 < t < t_3$, the second stage shown in Fig. 1a rectifies the impulse and the inductor energy is injected to the output dc link. At $t=t_3$, when the inductor current reaches zero, the output voltage starts reducing. During $t_3 < t < t_4$, the energy stored in $C_{\rm OSS}$ is restored, which results in a negative current in the inductor. At $t=t_4$, the $v_{\rm DS}$ reaches zero and the FET turns ON, resulting in a zero voltage switching (ZVS). If the FET turns ON after $t=t_4$, then the inductor current flows through the body diode of the FET, resulting in a higher power dissipation due to reverse conduction losses. A turn-ON switching before $t=t_4$ is not favorable as it leads to a hard switching. Table I summarizes the discussed operation principle.

This operation principle, on one side, provides a soft switching, therefore it is not similar to the continuous conduction mode (CCM) operation mode. On the other side, the inductor has no discontinuation, hence, it cannot be considered as the conventional discontinuous conduction mode (DCM) operation. We refer to this operation mode as the impulse-rectification mode (IRM). In fact, IRM provides aspects from both conventional operation modes CCM and DCM: there is no interruption of the inductor current (as in CCM) and the converter is fully soft-switched (as in DCM). If the switch turns ON before t_4 , the converter operates in the CCM mode, and if it turns ON long after t_4 (resulting a discontinuation in the inductor current), the converter will operate in the DCM mode.

III. THEORY

In this section we present a theory describing the operation of the boost converter based on impulse rectification. First we focus on the impulse generator circuit and then we analyze the overall performance of the converter.

A. Impulse generator circuit

Here we consider the DC-to-impulse converter shown in Fig. 1a, when diode d is always in the OFF state. At $t = t_1$, a resonance between L and $C_{\rm OSS}$ starts, and the energy stored in L is transferred to $C_{\rm OSS}$, as a high-amplitude impulse signal. Considering $I_{\rm M}$ as the maximum current of the inductor, and neglecting $C_{\rm OSS}$ losses [10] and the energy dissipated in the inductor series resistance ($R_{\rm ind}$), the amplitude of the impulse waveform can be written as

$$V_{\mathbf{M}} = I_{\mathbf{M}} Z, \tag{1}$$

with

$$Z = \sqrt{L/C_{\rm OSS}^{er}}, \qquad (2)$$

where $C_{\rm OSS}^{er}$ is the energy-related effective $C_{\rm OSS}$, which is a fixed equivalent capacitance that would give the same stored energy as $C_{\rm OSS}$ for $v_{\rm DS}$ rising from 0 V to the stated $V_{\rm M}$ (or $V_{\rm out}$, in case of connecting the output dc link). The maximum current flowing through the inductor, under the assumption of operation in the linear regime, is

$$I_{\mathbf{M}} = V_{\mathbf{in}} T_{\mathbf{ON}} / L \tag{3}$$

where $T_{\rm ON}$ is ON-state time duration of the FET switch. To obtain an energy-efficient charging of inductor, $T_{\rm ON}$ should be lower than the charging time-constant of the inductor $\tau = L/(R_{\rm ind} + R_{\rm ON})$, where $R_{\rm ON}$ is the ON-resistance of the FET.

B. Rectification of repetitive impulses

The second stage rectifies the repetitive impulses into the output dc link. In the no-load condition, the output voltage equals to $V_{\rm M}$. Therefore, using (1) and (3), and considering $T_{\rm ON} = \tau$, the maximum voltage gain $M_{\rm max} \triangleq V_{\rm M}/V_{\rm in}$ is

$$M_{\text{max}} = \frac{Z}{R_{\text{ind}} + R_{\text{ON}}}.$$
 (4)

In the presence of a load, however, the generated impulses get clamped to the output dc link V_{out} . A part of the inductor energy is consumed to charge the C_{OSS} up to V_{out}

$$E_{\text{OSS}} = \frac{1}{2} C_{\text{OSS}}^{er} V_{\text{out}}^2. \tag{5}$$

Therefore, the injected energy per pulse into the output dc link is $E_{\text{out}} = \frac{1}{2}LI_{\text{M}}^2 - \frac{1}{2}C_{\text{OSS}}^{er}V_{\text{out}}^2$, which using (1) and (2) results in

$$E_{\text{out}} = \frac{1}{2} C_{\text{OSS}}^{er} (V_{\text{M}}^2 - V_{\text{out}}^2).$$
 (6)

Considering $V_{\rm M}=M_{\rm max}V_{\rm in}$ and $V_{\rm out}=MV_{\rm in}$, where M is the voltage gain in the presence of the output dc link, one can rewrite (6) as $E_{\rm out}=\frac{1}{2}(M_{\rm max}^2-M^2)C_{\rm OSS}^{er}V_{\rm in}^2$. As a result, the output power is

$$P_{\text{out}} = \frac{1}{2} (M_{\text{max}}^2 - M^2) C_{\text{OSS}}^{er} V_{\text{in}}^2 f_{\text{SW}}. \tag{7}$$

Using (1), (2), and (7), we write


$$P_{\text{out}} = [1 - (\frac{M}{M_{\text{max}}})^2] P_{\text{max}},$$
 (8)

where


$$P_{\text{max}} = \frac{1}{2} L I_{\text{M}}^2 f_{\text{SW}}.$$
 (9)

Equation (8) shows a high power conversion for $M \ll M_{\text{max}}$. In other words, considering the reactive power $Q_{\text{r}} = E_{\text{OSS}} f_{\text{SW}}$, the condition $M \ll M_{\text{max}}$ is satisfied for $Q_{\text{r}} \ll P_{\text{max}}$, which is equivalent to $E_{\text{OSS}} \ll \frac{1}{2} L I_M^2$. On the other hand, I_{M} should be

(a) Condition 1: $M = M_{\text{max}}$ | Efficiency is zero



(b) Condition 2: M slightly smaller than M_{max} | Low efficiency



(c) Condition 3: M is much smaller than M_{max} | High efficiency




Fig. 2. Operation of boost converter in thee conditions (a) $M = M_{\text{max}}$, (b) $M \lesssim M_{\text{max}}$, and (c) $M \ll M_{\text{max}}$.

© 2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

significantly lower than the saturation current I_{sat} , so that charging and discharging of the inductor is efficient (considering core losses, etc). In summary, to obtain a high efficiency, the following inequalities should be achieved

$$E_{\text{OSS}} \ll \frac{1}{2} L I_{\text{M}}^2 \ll E_{\text{ind}}^{\text{sat}},\tag{10}$$

where $E_{\text{ind}}^{\text{sat}}$ is the energy of inductor at its saturation. Equation (10) shows the ideal range of inductor current to obtain a high efficiency. Based on this analysis, the inductor current I_{M} is the main parameter determining the efficiency of the converter. Obviously, the necessary condition to achieve (10) is

$$E_{\rm OSS} \ll E_{\rm ind}^{\rm sat}$$
. (11)

Equation (11) is a guideline to choose the inductor and FET to achieve a high-efficiency power conversion. It is indeed this condition that is the missing point in the design of boost converters. Traditionally, devices with low $R_{\rm ON}$ are favored for decreasing conduction losses, but a low $R_{\rm ON}$ comes with a high $C_{\rm OSS}$ and $E_{\rm OSS}$, which does not necessarily satisfy (11). On the other side, $R_{\rm ON}$ lower than $R_{\rm ind}$ does not lead to a considerable reduction in conduction losses, so the efficiency becomes worse.

In particular, for an efficient power conversion at high-stepup regime, the importance of designing the circuit to obtain a high M_{max} can be seen in (8). Fig. 2 shows three possible conditions according to M and M_{max} . For $M = M_{\text{max}}$, the power transfer is zero and all the power is reactive (Fig. 2a). If M is close to M_{max} , then the output power is very limited while the reactive power is high, as a significant portion of inductor energy just charges C_{OSS} up to V_{out} , and only a small current I_{inj} $\ll I_{\rm M}$ is injected to the output dc link (Fig. 2b). This results in a high reactive-power in the circuit, and consequently high conduction-losses and a low efficiency. As shown in Fig. 2c, for $M \ll M_{\text{max}}$, the injected current into the output dc link is almost equal to the maximum current of inductor, resulting in a low reactive power and thus in a high efficiency. The most important point deduced from (8) is that a high step-up voltage gain M has no independent meaning, since it should be considered with respect to M_{max} . For instance, with a design corresponding to $M_{\text{max}} = 100$, it is not possible to have a high efficiency at M = 70, while with $M_{\text{max}} = 1000$, the obtained efficiency can be much higher. Based on (4), selecting a MOSFET with very low $R_{\rm ON}$ is not beneficial as the high $C_{\rm OSS}$ decreases Z, while R_{ind} becomes dominant in the denominator.

IV. DESIGN ASPECTS AND EXPERIMENTAL RESULTS

We experimentally demonstrate an efficient high-step-up power conversion using boost converters based on the proposed operation (Fig. 3a). The key point is to achieve the condition in (11) with a large $M_{\rm max}$, while keeping the conduction losses small. Here we separately discuss the different design aspects:

1) A high quality (Q) factor and low core-losses are required for the inductor, as all the power is transferred through this component. A higher Q-factor (lower $R_{\rm ind}$) not only decreases the conduction losses, but also enlarges $M_{\rm max}$, which is beneficial for high step-up operation. For a more precise description, one can combine the winding series resistance and core losses to define an effective $R_{\rm ind}$, and determine its effect on $M_{\rm max}$ [11]. Although Q-factor and core-losses are potentially very important for an efficient power conversion,

they are not typically given in datasheets, especially for power magnetics. Therefore, after measuring several different commercial inductors, a high Q-factor (Fig. 3b) inductor ($L = 10 \mu H$) with low core-losses (Fig. 3c) was selected. In fact, the efficiency of the converter can be further improved by using well-design inductors that provide Q-factors as large as 1000 [12]. Another important point about the high step-up operation is that, because of a large duty cycle values, the difference between f_{SW} and the resonance frequency (f_{RES}) becomes large, so the inductor should provide a high Q-factor for two very different frequencies (f_{SW} and f_{RES}). For the selected inductor, the Q-factor is larger than 100 for a large range of frequencies, starting from 100 kHz up to higher than 10 MHz (Fig. 3b).

- 2) Large $E_{\rm ind}^{\rm sat}$ is beneficial for an efficient power conversion according to (11). Considering several datasheets of commercial inductors, it can be seen that within a same family, the $I_{\rm sat}$ drops as the value of L increases, so that $LI_{\rm sat}^2$ remains almost constant. Therefore, the value of L is not critical by itself, however, an inductor design providing higher saturation current at a constant inductance (either by employing ferrite materials with higher magnetic permeability or by increasing the effective core cross-section) is beneficial [12], [13]. The selected inductor in this work has a large $I_{\rm sat} \sim 20$ A, however, due to the core losses, the charging and discharging becomes inefficient after about 5-A, corresponding to $E_{\rm ind} = 125~\mu\rm J$.
- 3) The last step is to choose the FET switch, by considering the trade-off between $R_{\rm ON}$ and $E_{\rm OSS}$. Wide-band-gap transistors typically have a lower $E_{\rm OSS}$ at a same $R_{\rm ON}$, so they are more appropriate for this application. An 80-m Ω SiC MOSFET with $E_{\rm OSS} = 7~\mu{\rm J}$ was selected. The value of $E_{\rm OSS}$ is significantly lower than $E_{\rm ind}$. On the other side the $R_{\rm ON}$ is about the same as $R_{\rm ind}$ at 100 kHz. Therefore, this is a proper switch based on the proposed theory.

An 8-A SiC schottky diode with low forward voltage (IDDD08G65C6) and an isolated gate driver (SI8271) were used. The input and output dc-link capacitors were mounted on




Fig. 3. (a) Prototype of an ultra-high step-up boost converter, together with (b) Q factor of the used inductor ($L=10\,\mu\mathrm{H}$) measured with a Keysight E4990A impedance analyzer, and its (c) large signal hysteresis characterization.




Fig. 4. (a) Power conversion efficiency, (b) average inductor current, and (c) transferred power, versus switching frequency for different voltage gain values. (d) Efficiency versus duty cycle at the optimum switching frequency, for different voltage gain values.

the backside of the printed circuit board (PCB). The measured results are presented in Fig. 4. For all of the experiments, the output voltage is fixed at 400 V. Fig. 4a shows 97% efficiency power conversion at 5-time step-up ($V_{in} = 80 \text{ V}$), while the converter keeps a high efficency for higher voltage gains. Power conversion efficiencies of 95.4% and 93.4% have been achieved for 10-times and 25-times voltage gain values. For higher step-up gain values, based on (3), $T_{\rm ON}$ should be higher, resulting in a lower switching frequency. This eventually results in a lower O-factor for the used inductor (Fig. 4a). For very high step-up voltage gain values of 50, 100, and 200, power conversion efficiencies of 91%, 86% and 77% were achieved, respectively. It should be noted that the proposed operation mode has the potential to be combined with voltage multiplier circuits (e.g. hybrid switched capacitor converters [14]) which enables a high-voltage level at the output. This could provide more efficient solutions than current ultra-high step-up dc-dc converters [15], with applications in electron gun drivers, terahertz vacuum electron devices, x-ray sources, and pulsedpower [16], [17].

The inset in Fig. 4a, shows the optimal switching frequency $f_{\rm SW}^{\rm opt}$ (corresponding to the highest efficiency), which is inversely proportional to step-up gain. This is well-matched with the theory, since considering $T_{\rm ON} \sim 1/f_{\rm SW}$ and $V_{\rm in} = V_{\rm out}/M$, we can rewrite (3) as $f_{\rm SW} \times M \approx V_{\rm out}/LI_{\rm M}$. Assuming fixed values for L and $V_{\rm out}$, the optimal switching freuquency is inversely proportional to step-up gain

$$f_{\rm SW}^{\rm opt} \times M \approx \frac{V_{\rm out}}{LI_{\rm M}^{\rm opt}} = {\rm const.}$$
 (12)

Fig. 4b shows that for all voltage gains, the maximum efficiency occurs at an almost indentical inductor current. This is in agreement with the proposed theory, since based on (10), $I_{\rm M}$ is the main parameter that determines the efficient operation of the converter, which here occurs at the average current of ~1.5 A. Considering the current waveform shown in Fig. 2c, this average current corresponds to the optimal $I_{\rm M}$ of $I_{\rm M}^{\rm opt}=3$ A. To compare this value with the ideal efficiency range presented in (10), one can calculate the energy of inductor for $I_{\rm M}^{\rm opt}$: $E_{\rm ind}=\frac{1}{2}(10~\mu{\rm H})(3~{\rm A})^2=45~\mu{\rm J}$. This energy is significantly larger than $E_{\rm OSS}=7~\mu{\rm J}$ (at 400 V), showing that the active power is much larger than the reactive power (or equivalently $E_{\rm OSS}\ll E_{\rm ind}$). The optimal current $I_{\rm M}^{\rm opt}$ is also much lower than the saturation current of inductor (~20 A), showin that the condition $E_{\rm ind}\ll E_{\rm ind}^{\rm sat}$ is obtained.

Fig. 4b also demonstrates how the input current (\propto power) can be regulated by the switching frequency, resulting in a regulation of output power (Fig. 4c). Based on (10), the efficient region of P_{out} is determined by the reactive power level and saturation of the inductor, which are shown by two lines in Fig. 4c. The converter provides a higher power conversion at higher input voltages (lower voltage gain). At 5x-step-up it can deliver 240 W with an efficiency of 96.6%, and an average input current of 3 A. The 240-W measurement point in Fig. 4c is still far from the inductor saturation limit. Furthermore, the employed FET is 30-A rated, and therefore, has the capacity to extend the input current. As a result, a higher power conversion, in the kW can be achieved with a proper cooling. Eq. (9) shows the guidelines to increase the power rating of the converter, which relies on increasing the LI_M^2 term (inductor design) and




Fig. 5. Drain-source voltage waveforms showing the generated impulses for the case of 200-times step-up. (a) $V_{\rm M} < V_{\rm out}$ resulting in zero power transfer. (b) $V_{\rm M}$ is slightly larger than $V_{\rm M}$. (c) $V_{\rm M}$ is considerably larger than $V_{\rm M}$. (d) In the case of very large duty cycle, the FET loses ZVS and it turns ON before the impulse resonantly reaches zero ($t = t_4$ in Fig. 1), and therefore, a part of the energy stored in $C_{\rm OSS}$ is dissipated in the FET channel. This results in lower efficiencies (Fig. 4d).




Fig. 6. (a) Reactive power versus switching frequency for two different devices FET1 and FET2. (b) Maximum obtained efficiencies versus voltage gain, for converters utilizing FET1 and FET2. Although FET2 has a lower $R_{\rm ON}$, it corresponds to a lower efficiency because of higher reactive power.

also f_{SW} . Another possible approach to increase the power delivery is by stacking several converters in parallel. In this case one can consider a phase-shift between the gate signals of different converter blocks for smoothing the output voltage and reducing conduted EMI.

The converter perfomance is insensitive to the duty cycle, except at very high duty cycles, where the FET operates in hard switching and forces the impulse to zero (Fig. 4d). Just before the hard-switching, a relatively higher efficiency can be obtained (especially for the case of M = 200). In this case, just after the generation of impulse, the FET turns ON again, so the residual energy of inductor is restored through the FET channel, instead of body diode, resulting in a higher efficiency. This is more critical for higher step-up gain values, as the transferred power is lower while the reactive power is fixed.




Fig. 7. Scheme for controlling power transfer in IRM boost converter.

Fig. 5 shows four drain-source voltage waveforms, corresponding to different operation conditions of the circuit, all captured for $V_{\rm in} = 2$ V. In Fig. 5a, due to the high switching frequency (low $I_{\rm M}$), the impulse amplitude, $V_{\rm M}$, is lower than $V_{\rm out}$, resulting in zero power transfer. In Fig. 5b, the converter starts to inject power to the output dc link, but still the reactive power is dominant. At 35 kHz, the amount of transferred power is large, resulting in a considerbly higher efficiency. At lower switching frequencies, the inductor charging becomes less efficient due to the lower Q-factor and higher core losses, which decreases the power conversion efficiency.

As discussed, in the impulse-rectification operation, balancing the trade-off between $R_{\rm ON}$ and $E_{\rm OSS}$ is crucial. Whereas $R_{\rm ON}$ contributes to conduction losses, selecting a device with a very small $R_{\rm ON}$ (lower than ac resistance of the inductor) results in a high $E_{\rm OSS}$ and high reactive-power (Fig. 6a) which limits the efficiency on (11). Fig. 6b shows the measured efficiency of the circuit shown in Fig. 4a, for two SiC switches within a same family but with two different $R_{\rm ON}$. The classic view of the circuit may predict a higher efficiency for SiC FET2, which has a lower $R_{\rm ON}$. However, SiC FET1 shows a consideably higher efficiency which is due to its lower $E_{\rm OSS}$. It should be noted that lower efficiency in case of SiC FET2 is not due to additional switching losses (as ZVS is achived in the turn-ON), but because of the higher reactive power in the circuit.

As presented in Fig. 4, switching frequency is the main control parameter in the proposed operation mode. Considering a constant output dc link voltage, the required voltage gain M directly determines the optimal switching frequency $f_{\rm SW}^{\rm opt}$. This could be done by using a look-up table (data shown in the inset of Fig. 4a), or by using the approximate relation (12). By tuning the switching frequency around $f_{\rm SW}^{\rm opt}$, one can adjust the power level (Fig. 4c). Fig. 7 shows a simple realization of the proposed control strategy. The look-up table 1, determines $f_{\rm SW}^{\rm opt}$ based on M. This is used as the initial switching frequency of the converter ($f_{\rm SW}^{(0)}$). The required power level (P^*) is compared to the actual power level (P). Replacing (3) in (9) with $T_{\rm ON} \sim 1/f_{\rm SW}$ and also neglecting the reactive power in the circuit results in

$$P = \frac{V_{\rm in}^2}{2Lf_{\rm SW}}.\tag{13}$$

Therefore, the converted power level is inversly proportional to f_{SW} . This can also be observed in Fig. 4c. As a result, in order to reach the power level P^* , one can use $f_{SW}^{(n)} = f_{SW}^{(n-1)} \times P/P^*$,

as a sequence converging to the proper f_{SW} that provides $P = P^*$. One can use extra considerations for this control strategy. For instance, $f_{SW}^{(n)}$ should not be too far from f_{SW}^{opt} , this can be done by a limiter that constantly compares $f_{SW}^{(n)}$ and f_{SW}^{opt} (Fig. 7). One can consider a maximum allowed deviation from f_{SW}^{opt} , which corresponds to the maximum tolerable loss in the converter. A moving average block can also be used to smoothly change the switching frequency. In case of non-fixed input/output dc link voltages, one can update the value of M, after a certain number of iterations n, so that the recursive sequence $f_{SW}^{(n)} = f_{SW}^{(n-1)} \times P/P^*$ starts again with an updated initial value $f_{SW}^{(0)}$. Adjusting the duty cycle is not crutial in the converter, however, it should not exceed a critical value to avoid hard switching (Fig. 5d). As a result, a look-up table can be used to determine D based on the switching frequency.

V. CONCLUSION

The operation of standard boost converters based on rectification of repetitive impulses was proposed, and theoretically and experimentally studied. The approach enables an efficient power conversion at high step-up gains. The main outcomes can be highlighted as:

- 1) IRM is a novel operation mode, as it is fully soft-switched (unlike CCM), and there is no interruption in the inductor current (unlike DCM). In this operation mode, the output power can be regulated by the switching frequency, and is barely sensitive to the duty cycle.
- 2) We derived the maximum possible voltage gain $(M_{\rm max})$ that offers guidelines to design high-step up converters. $M_{\rm max}$ just depends on selection of inductor (L and $R_{\rm ind}$) and transistor ($C_{\rm OSS}$ and $R_{\rm ON}$). Based on these guidelines, we experimentally demonstrated high-step up operation with a high efficiency.
- 3) Although the converter is fully soft-switched, the amount of reactive power in the circuit (corresponding to charging and discharging the $C_{\rm OSS}$) should be considered in its design. In particular, (11) shows the required inequality to obtain high efficiencies. Based on this guideline, using an $80\text{-m}\Omega$ SiC MOSFET with $C_{\rm OSS} = 88$ pF, a peak efficiency of 97% was obtained, while with another SiC MOSFET with much lower ON-resistance 22-m Ω (much lower conduction losses) but a higher $C_{\rm OSS} = 275$ pF, the obtained efficiency was much lower (Fig. 6b).

This achievement is of great importance for the future high stepup dc-dc converters.

REFERENCES

- S. Chen, et. al. "Research on topology of the high step-up boost converter with coupled inductor," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 10733–10745, Nov. 2019.
- [2] A. Jafari, M. Samizadeh Nikoo, F. Karakaya, E. Matioli, "Enhanced DAB for efficiency preservation using adjustable-tap high-frequency transformer," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 6673-6677, Jul 2020
- [3] G. Spiazzi, P. Mattavelli, and A. Costabeber, "High step-up ratio flyback converter with active clamp and voltage multiplier," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3205–3214, Nov. 2011.
- [4] A. Alzahrani, M. Ferdowsi, and P. Shamsi, "High-voltage-gain dc-dc step-up converter with bifold dickson voltage multiplier cells," *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 9732–9742, Oct. 2019.

- [5] H. Chen, K. Sabi, H. Kim, T. Harada, R. Erickson, and D. Maksimovic, "A 98.7% efficient composite converter architecture with application-tailored efficiency characteristic," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 101–110, Jan. 2016.
- [6] Y. Zhang, H. Liu, J. Li, M. Sumner, and C. Xia, "A DC–DC boost converter with a wide input range and high voltage gain for fuel cell vehicles," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4100–4111, May 2019.
- [7] F. Hwang, Y. Shen, and S. H. Jayaram, "Low-ripple compact high voltage DC power supply," *IEEE Trans. Ind. Appl.*, vol. 42, no. 5, pp. 1139–1145, Sep. 2006.
- [8] M. Samizadeh Nikoo, A. Jafari, N. Perera, E. Matioli, "Measurement of large-signal C_{OSS} and C_{OSS} losses of transistors based on nonlinear resonance," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2242-2246, Mar. 2020.
- [9] X. Li et al., "Achieving zero switching loss in silicon carbide MOSFET," IEEE Trans. Power Electron., vol. 34, no. 12, pp. 12193-12199, Dec. 2019
- [10] M. Samizadeh Nikoo, A. Jafari, N. Perera, and E. Matioli, "New insights on output capacitance losses in wide-band-gap transistors," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 6663-6667, Jul. 2020.
- [11] Y. Han, G. Cheung, A. Li, C. R. Sullivan, and D. J. Perreault, "Evaluation of magnetic materials for very high frequency power applications," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 425–435, Jan. 2012.
- [12] R. S. Yang, A. J. Hanson, B. A. Reese, C. R. Sullivan, and D. J. Perreault, "A low-loss inductor structure and design guidelines for high-frequency applications," *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 9993– 10005, Oct. 2019.
- [13] A. J. Hanson, J. A. Belk, S. Lim, C. R. Sullivan, and D. J. Perreault, "Measurements and performance factor comparisons of magnetic materials at high frequency," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7909–7924, Nov. 2016.
- [14] J. Stewart et al., "Design and evaluation of hybrid switched capacitor converters for high voltage, high power density applications," in Proc. 2017 IEEE Appl. Power Electron. Conf. Expo., San Antonio, TX, 2018, pp. 105-112.
- [15] S. Park, L. Gu, and J. Rivas-Davila, "A Compact 45 V-to-54 kV Modular DC-DC Converter," in *Proc. 20th Workshop Control Modelling Power Electron.*, Toronto, ON, Canada, 2019, pp. 1-7.
- [16] R. Letizia, M. Mineo, and C. Paoloni, "Photonic crystal-structures for THz vacuum electron devices," *IEEE Trans. Electron Devices*, vol. 62, no. 1, pp. 178–183, Jan. 2015.
- [17] M. Samizadeh Nikoo and S. M. Hashemi, "A Compact MW-Class Short Pulse Generator," *IEEE Trans. on Plasma Science*, vol. 46, no. 6, pp. 2059-2063, June 2018.