

Multi-channel AlGaN/GaN in-plane-gate field-effect transistors

Catherine Erine, Jun Ma, Giovanni Santoruvo, and Elison Matioli, *Member, IEEE*

Abstract—In this letter, we present a multi-channel in-plane-gate field effect transistor (MC-IPGFET). In the proposed device, multiple vertically stacked two-dimensional electron gases (2DEGs) are simultaneously controlled by lateral in-plane gates formed with the same multi-2DEG stack. The multi-channel heterostructure allows to increase carrier density in the channel while keeping high electron mobility. Besides, the in-plane gate geometry provides an effective control of multiple channels with a smaller intrinsic gate capacitance. As compared to single-channel IPGFETs, multi-channel structure resulted in a three-time enhancement in current density and transconductance, offering opportunities for efficient scaling up of in-plane gate devices. High current density of 4.35 A/mm along with 2.05 S/mm transconductance are achieved in an optimized device. The effective control of the multiple high-mobility channels along with the reduced intrinsic capacitance of the in-plane gate open a pathway for new device concepts.

Index Terms—In-plane gate, multi-channel, nanowires, GaN, III-Nitrides, HEMTs, 2DEG

I. INTRODUCTION

MULTI-CHANNEL high-electron mobility heterostructures with low sheet resistance offer a promising platform for decreasing the on-resistance of high electron mobility transistors (HEMTs) without increasing the device footprint [1]–[4]. However, efficient electrostatic control of multiple channels by conventional top-gate structures is quite challenging and usually comes at the expense of low transconductance values due to a large negative V_{th} required to turn off all the channels by the top gate [2]. Thus, alternative gate geometries able to control and take advantage of high conductivity of multiple two-dimensional electron gases are of interest. In addition to the tri-gate [8], [9] (castellated FET [3], [4]) and double gate (BRIGEFET [5], [6]) structures reported in literature, we present a device that combines highly conductive multi-channel structure with in-plane gate geometry employing a pure lateral control of the channel: multi-channel in-plane-gate field effect transistor.

In an in-plane-gate field-effect transistor (IPGFET) [10]–[17], the 2DEG channels in a nanowire are actuated by means of an electric field applied on the sidewalls of the nanowire by lateral in-plane 2DEG gates (Fig. 1). All the metallic contacts are ohmic. In-plane-geometry offers an advantage in terms of lower intrinsic gate capacitance compared to planar, double- and tri-gates, and is proposed for high-frequency applications [10]–[14].

The authors are with the Power and Wide-band-gap Electronics Research Laboratory, École Polytechnique Fédérale de Lausanne, CH-1015 Lausanne, Switzerland (e-mail: catherine.erine@epfl.ch; elison.matioli@epfl.ch)

Manuscript received April 19, 2005; revised August 26, 2015.




Fig. 1. (a) 3-dimensional schematic and (b) cut perpendicular to the channel of the multi-channel IPGFET; (c) top-view schematic of a 0 nm-long IPGFET and (d) top-view schematic of an IPGFET with non-zero channel length; (e) top-view and (f) 30°-tilted SEM image of a 250 nm-long and 60 nm-wide multi-channel IPGFET showing five stacked 2DEGs.

Single-channel IPGFETs based on III-V and III-N semiconductors reported in literature demonstrated efficient control of the channel by the side gates, along with high normalized transconductances (g_m) and current densities (I_d) [10]. For practical applications, the limited absolute current and transconductance in a single nanowire require a large number of parallel devices connected by air-bridges [25], which may lead to high parasitics. One of the ways to address this issue is by vertically stacking multiple 2DEGs within the same device channel which increases I_d and g_m of an individual device and thus reduces the amount of parasitics due to the interconnections.




Fig. 2. (a) Measured (solid) and simulated (dashed) carrier concentrations and sheet resistances in different multi-channel structures. (b) Simulated band structure and carrier concentration (N_{3D}) of the five-channel wafer chosen for device fabrication. Sheet carrier concentration in each channel (N_{2D}) obtained by integrating N_{3D} in the quantum well is indicated.

In this work, we present a multi-channel in-plane-gate field effect transistor to efficiently and simultaneously control multiple parallel 2DEG channels. Optimized devices demonstrated a 3-time increase in on-current density with almost no shift in threshold voltage compared to the best reported single-channel IPGFET [10], leading to 3.7x-gain in normalized peak transconductance. In addition, we numerically analyse the precise mechanism of the gate control in IPGFETs and identify the lateral electric field as the main source of the channel control in MC-IPGFETs.

II. HETEROSTRUCTURE DESIGN AND DEVICE FABRICATION

A series of multi-channel wafers with 1, 2, 5 and 10 periods of 23 nm $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ / 1 nm AlN / 75 nm i-GaN were grown over templates of 1.6 μm i-GaN / 300 nm AlN on 2-inch sapphire substrates. The sheet resistance (R_{sh}) was reduced from 347 Ω/sq for the one-channel structure to 57 Ω/sq for the ten-channel one, while preserving mobilities over 1400 $\text{cm}^2/\text{V}\times\text{s}$ for multi-channel structures.

Sheet carrier concentrations scaled linearly with the number of channels (Fig. 2(a)). Numerical simulations performed using material parameters from [18] and surface Fermi level from [19] revealed 3 types of channels present in each structure: top channel (influenced by the top surface, $N_{2\text{D}}=1.17\times 10^{13}\text{ cm}^{-2}$), bottom channel (influenced by the buffer, $N_{2\text{D}}=0.93\times 10^{13}\text{ cm}^{-2}$) and middle channels that always had the same $N_{2\text{D}}=0.69\times 10^{13}\text{ cm}^{-2}$ in each structure as no intentional doping is present (Fig. 2 (b)). The linear dependence of $N_{2\text{D}}$ on the number of channels can be given by $N_{2\text{D}}(N)=[1.17+0.93+0.69\times(N-2)]\times 10^{13}\text{ cm}^{-2}$ from the simulated data, which is within 5% agreement with the experimental values (Fig. 2(a)).

The five-channel wafer offered a good compromise between total depth of the structure (500 nm) and low sheet resistance (103 Ω/sq) and has been chosen for device fabrication. Total $N_{2\text{D}}$ of $4.03\times 10^{13}\text{ cm}^{-2}$ along with mobility of 1650 $\text{cm}^2/\text{V}\times\text{s}$ were extracted from Hall measurements.

The IPGFET fabrication consists of only 2 major steps, resulting in inherently self-aligned structure. First, nanowire channel and gates are defined by electron beam lithography using 6% hydrogen silsesquioxane (HSQ) resist followed by Cl_2 -based inductively coupled plasma (ICP) etching to isolate the gate mesas from the channel. The second step consists of deposition of ohmic contacts for source, drain and gate electrodes by one optical lithography followed by metal deposition, lift-off and annealing. A metal stack consisting of Ti (200Å) /Al (1200Å) /Ti (400Å) /Ni (600Å) /Au (500Å) is deposited by electron-beam evaporation and annealed at 860°C resulting in contact resistance of 0.6 $\Omega\cdot\text{mm}$ extracted by transmission line method (TLM).

III. EXPERIMENTAL RESULTS

A series of devices with nanowire lengths (L_{ch}) of 0 nm, 50 nm, 250 nm were fabricated. The gate length is always equal to channel length, as the access regions are much wider than the channel. All the devices show excellent simultaneous control




Fig. 3. Logarithmic scale double sweep transfer and transconductance at $V_d = 5\text{ V}$ ((a) - (c)) and output characteristic at $V_g = -2\text{ V}; 1\text{ V}; 2\text{ V}$ ((d) - (f)) of devices with L_{ch} of 0 nm, 50 nm and 250 nm normalized to the nanowire width (63 nm, 35 nm and 67 nm correspondingly). Short (0 nm, 50 nm) channel devices show saturation current densities above 4 A/mm along with transconductances above 2 S/mm.




Fig. 4. Comparison between transfer (a) and output (b) characteristics of single- and multi-channel devices with $L_{\text{ch}}=50\text{ nm}$ and W_{ch} of 40 nm and 35 nm correspondingly. Multi-channel device offers a 3.7-time gain in transconductance and 3-time gain in saturation current density.

of all five channels with only one major transconductance peak (Fig. 3 (a) - (c)). Minor transconductance shoulders probably come from three different types of channels present in the structure (see section IV). A separate peak in 250 nm-long device at 2 V could come from one of the channels or might be caused by gate leakage that increases close to this point. The On/Off ratios for these devices were 10^5 , 10^4 , 10^6 respectively, and off-current was equal to the gate leakage, indicating good gate control at all lengths (Fig. 3 (a) - (c)). Even though no passivation or surface treatment was used, the hysteresis in all the devices was very small ($< 0.1\text{ V}$, Fig. 3 (a) - (c)). The maximum drain current was reduced as wire length was increased, from 5.07 A/mm for a 0 nm-long channel to 2.27 A/mm for a 250 nm-long one (Fig. 3 (d) - (f)) as expected in a usual HEMT. The 50 nm-long device offers a good compromise between high current density and transconductance and serves for comparison with the reference single-channel IPGFET with the same dimensions from [10]. Multi-channel device delivered a 3-time increase in on-current (Fig. 4(b)) without major (less than 1V) shift in threshold voltage (Fig. 4 (a)) as compared to the equivalent single channel device. This increase corresponds to the 3.4x smaller sheet resistance observed in multi-channel wafer with respect to the single-channel one. A 3.7x increase in transconductance with respect to the equivalent single channel device (Fig. 4




Fig. 5. (a) Fraction of the total electrostatic energy used for lateral control as a function of channel width for single- and multi-channel IPGFETs with gate to channel separation of 60 nm. (b) Fraction of the total electrostatic energy used for lateral control as a function of number of channels for different W_{ch} and gate-to-channel separation of 60 nm. (c) Simulated and measured transfer characteristics and transconductance of 50 nm-long and 40 nm-wide IPGFET normalised to the values at $V_g = 0$ V. The split of the total simulated transconductance in separate channels (1 - the bottom-most) is shown. (d) Transfer characteristic of a MC-IPGFET at room temperature and 77 K.

(a) indicates no loss in gate control efficiency with respect to single channel. As compared to the best device reported in literature [10] (20 nm wide, 50 nm long, shallow etched), a 3-time gain in transconductance is observed.

The maximum absolute current of 320 μA and transconductance of 120 μS were achieved for a 0 nm-long 63 nm-wide device, which is 3.2- and 4- times higher than in a best single-channel IPGFET [10], which reduces by 4 the number of the devices needed for a given output current.

IV. SIMULATION RESULTS

The possible mechanisms behind the control of IPGFETs include: in-plane field from gate 2DEGs [12]–[14], surface trap assisted control [20] and back-gating through the traps from the bottom [22]. The former is a quick mechanism giving rise to low capacitance of in-plane gates [11], while the others may lead to undesirable slow charging/discharging of buffer traps in poorly designed devices [23] and even to the total loss of control at low temperatures [20].

In a multi-channel IPGFET, bottom control should be less pronounced as the bottom-most channel screens the upper ones from a potential back gate. Moreover, vertical depletion of multiple channels is impossible with voltages below several tens of volts according to experimental data from [2]. To confirm this hypothesis we performed a numerical estimation of the fraction of electrostatic energy stored in the lateral part of device (mainly between gate and channel) W_E^{lateral} to the total electrostatic energy (including the portion stored in the buffer and used for backgating) W_E^{total} . The ratio of the two above-mentioned energies is equal to the ratio of lateral-to-total capacitance coupling the gate and the channel, and quantifies the part of the control due to lateral field. As expected, the part of lateral control decreases with the channel width (for a fixed gate-to-channel distance of 60 nm in this case). However, as shown in Fig. 5 (a), over 80% of

electrostatic energy is used for lateral control in five-channel IPGFETs with $W_{\text{ch}} \leq 80$ nm. For single-channel devices only the 20 nm-wide device has the same ratio. For a given channel width, increasing the number of channels leads to an increase of the lateral control (Fig. 5 (b)). These results suggest that MC-IPGFETs are less prone to backgating from the buffer.

Furthermore, to prove that the pure lateral field-effect control can fully explain the performance of multi-channel IPGFETs, we have performed a 3D TCAD simulation using Silvaco ATLAS with the gate completely insulated from the channel by an ideal dielectric (no leakage allowed) eliminating the possibility of back gating. Previously used heterostructure parameters were unchanged except for the piezoelectric polarization that was adjusted to accommodate the strain relaxation occurring in small AlGaIn/GaN nanowires [21], [24]. The average N_{2D} in the nanowire channel was monitored as a function of gate voltage (V_g) and normalized to the value at $V_g = 0$ V in order to compare with experimental data. Full depletion of the nanowire gives a linear scale $V_{\text{th}} = -2.85$ V, very close to the one observed in the experiment (Fig. 5 (c)). Moreover, we also simulated the variation versus V_g of the carrier density and transconductance due to each channel separately. When decreasing V_g the channels turn-off from top to bottom. The first one is the top-most (1st, $V_{\text{th}} = -0.35$ V), then comes the 2nd ($V_{\text{th}} = -2.05$ V), then very soon and simultaneously the 3d and the 4th ($V_{\text{th}} = -2.3$ V), and, finally, the 5th (the bottom-most, $V_{\text{th}} = -2.85$ V, equal to the V_{th} of the device). The carrier distribution among channels at zero gate voltage was different due to the presence of the sidewalls that influence strongly carrier concentrations in such a small nanowire, but still 3 groups of channels were present: top, bottom and three very similar middle ones.

To exclude the surface trap assisted mechanism we have measured transfer characteristic of a MC-IPGFET at 77 K (Fig. 5 (d)). As opposed to [20] no loss of control was observed, only a slight shift of threshold voltage and a steeper subthreshold slope. A good agreement between experiment and simulation data allows us to conclude that the behavior of the multi-channel IPGFET can be explained by the lateral field-effect control of the channel.

V. CONCLUSION

In this work, we demonstrated multi-channel single nanowire IPGFETs. The multi-channel heterostructure provided increased carrier density while preserving high mobility, leading to current densities as high as 4.35 A/mm. The efficient control of the multiple-2DEG-channel by the in-plane gate resulted in 2.05 S/mm peak transconductance. The proposed device led to a 3-time increase in maximum current density and peak normalized transconductance as compared to the best previously reported IPGFETs. Numerical simulations and low temperature characterization suggest that observed behavior comes from the side field-effect control with no trap-related effects involved. Multi-channel IPGFETs offer an alternative way to control multiple highly conductive 2DEG channels and open a promising opportunity for new devices with increased current density and reduced intrinsic gate capacitance.

REFERENCES

- [1] J. Ma, G. Kampitsis, P. Xiang, K. Cheng, and E. Matioli, "Multi-Channel Tri-gate GaN Power Schottky Diodes with Low ON-Resistance", *IEEE Electron Device Lett.*, Vol. 40, no. 2, pp. 275-278, Feb. 2019, doi: 10.1109/LED.2018.2887199
- [2] J. Ma, C. Erine, P. Xiang, K. Cheng, and E. Matioli, "Multi-channel tri-gate normally-on/off AlGaIn/GaN MOSHEMTs on Si substrate with high breakdown voltage and low ON-resistance", *Appl. Phys. Lett.*, Vol. 113, no. 24, pp. 242102-1-242102-5, Dec. 2018, doi: 10.1063/1.5064407
- [3] J. Chang, S. Afroz, K. Nagamatsu, K. Frey, S. Saluru, J. Merkel, S. Taylor, E. Stewart, S. Gupta, and R. Howell, "The Super-Lattice Castellated Field-Effect Transistor: A High-Power, High-Performance RF Amplifier", *IEEE Electron Device Lett.*, Vol. 40, no. 7, pp. 1048-1051, July 2019, doi: 10.1109/LED.2019.2917285
- [4] R. Howell, E. Stewart, R. Freitag, J. Parke, B. Nechay, H. Cramer, M. King, S. Gupta, J. Hartman, M. Snook, I. Wathuthanthri, P. Ralston, K. Renaldo, H. Henry, R. Clarke, "The Super-Lattice Castellated Field Effect Transistor (SLCFET): A Novel High Performance Transistor Topology Ideal for RF Switching", *IEEE IEDM*, 15-17 Dec. 2014, San Francisco, CA, USA, doi: 10.1109/IEDM.2014.7047033
- [5] K. Shinohara, C. King, A. D. Carter, Member, E. J. Regan, A. Arias, J. Bergman, Member, M. Urteaga and B. Brar, "GaN-Based Field-Effect Transistors With Laterally Gated Two-Dimensional Electron Gas", *IEEE Electron Device Lett.*, Vol. 39, no. 3, pp. 417-420, July 2019, doi: 10.1109/LED.2019.2917285
- [6] K. Shinohara, C. King, E. Regan, M. P. Gomez, J. Bergman, A. Carter, A. Arias, M. Urteaga, B. Brar, R. Page, R. Chaudhuri, M. Islam, H. G. Xing and D. Jena, "GaN-Based Multiple 2DEG Channel BRIDGE (Buried Dual Gate) HEMT Technology for High Power and Linearity", *ECS Trans.*, Vol. 92, no. 4, pp. 103-108, Oct. 2019, doi: 10.1149/09204.0103
- [7] K. Shinohara, C. King, E. Regan, M. P. Gomez, J. Bergman, A. Carter, A. Arias, M. Urteaga, B. Brar, R. Page, R. Chaudhuri, M. Islam, H. G. Xing and D. Jena, GaN-Based Multi-Channel Transistors with Lateral Gate for Linear and Efficient Millimeter-Wave Power Amplifiers, *IEEE/MTT-S International Microwave Symposium*, June, 2019
- [8] J. Ma, C. Erine, M. Zhu, L. Nela, P. Xiang, K. Cheng and E. Matioli, "1200 V Multi-Channel Power Devices with 2.8 mm ON-Resistance", *IEEE IEDM*, 7-11 Dec. 2019, San Francisco, CA, USA
- [9] S. Arulkumaran, G. I. Ng, C. M. Manojkumar, K. Ranjan, K. L. Teo, O. F. Shoron, S. Rajan, S. B. Dolmanan and S. Tripathy "In_{0.17}Al_{0.83}N/AlN/GaN Triple T-shape Fin-HEMTs with gm=646 mS/mm, ION=1.03 A/mm, IOFF=1.13 A/mm, SS=82 mV/dec and DIBL=28 mV/V at VD=0.5 V", *IEEE IEDM*, 15-17 Dec. 2014, San Francisco, CA, USA, doi: 10.1109/IEDM.2014.7047109
- [10] G. Santoruvo, and E. Matioli, "In-Plane-Gate GaN Transistors for High-Power RF Applications", *IEEE Electron Device Lett.*, Vol. 38, no. 10, pp. 1413-1416, Oct. 2017, doi: 10.1109/LED.2017.2737658
- [11] D. de Vries, P. Stelmaszyk, and A. Wieck, "Intrinsic and extrinsic capacitances of in-plane-gated transistors", *J. Appl. Phys.*, Vol. 79, no. 10, pp. 8087-8090, May. 1996, doi: 10.1063/1.362364
- [12] J. McLean, A. Wieck, M. Bleder, and K. Ploog, "High frequency characteristics of in-plane-gate transistors", *Appl. Phys. Lett.*, Vol. 61, no. 11, pp. 1324-1325, Sept. 1992, doi: 10.1063/1.107580
- [13] K. Ogawa, J. Allam, N. de Baynes, J. Cleaver, T. Mishima, and I. Ohbu "Ultrafast characterization of an in-plane gate transistor integrated with photoconductive switches", *Appl. Phys. Lett.*, Vol. 66, no. 10, pp. 1228-1230, March 1995, doi: 10.1063/1.113245
- [14] K. Ogawa, J. Allam, N. de Baynes, J. Cleaver, T. Mishima, and I. Ohbu "Ultrafast characterization of in-plane-gate field-effect transistors: Parasitics in laterally gated transistors", *Opt. Quantum Electron.*, Vol. 28, no. 7, pp. 907-917, 1996, doi: 10.1007/BF00820156
- [15] A.D. Wieck and K. Ploog "In-plane-gated quantum wire transistor fabricated with directly written focused ion beams", *Appl. Phys. Lett.*, Vol. 56, no. 10, pp. 928-930, March, 1990, doi: 10.1063/1.102628
- [16] J. Nieder, A.D. Wieck, P. Grambow, H. Lage, D. Heitmann, K. v Klitzing and K. Ploog "One dimensional lateral field effect transistor with trench gate channel insulation", *Appl. Phys. Lett.*, Vol. 57, no. 25, pp. 2695-2697, December, 1990, doi: 10.1063/1.103803
- [17] A.D. Wiek and K. Ploog "High transconductance in-plane-gated transistors", *Appl. Phys. Lett.*, Vol. 61, no. 9, pp. 1048-1050, August, 1992, doi: 10.1063/1.107712
- [18] J. Piprek "Nitride Semiconductor Devices: Principles and Simulation", Wiley, doi: 10.1002/9783527610723
- [19] J.P. Ibbetson, P. T. Fini, K. D. Ness, S. P. DenBaars, J.S. Speck and U. K. Mishra Polarization effects, surface states, and the source of electrons in AlGaIn/GaN heterostructure field effect transistors, *Appl. Phys. Lett.*, Vol. 72, no. 2, pp. 250-252, March 2000, doi: 10.1063/1.126940
- [20] T.-H. Chung, W.-H. Lin, Yi-Kai Chao, S.-W. Chang, and S.-Y. Lin, "In-Plane Gate Transistors With a 40- μ m-Wide Channel Width", *IEEE Transactions on Electron Devices*, Vol. 33, no. 8, pp. 1129-1131, August 2012, doi: 10.1109/LED.2012.2199735
- [21] J. Ma, G. Santoruvo, L. Nela, T. Wang, and E. Matioli, "Impact of Fin Width on Tri-Gate GaN MOSHEMTs", *IEEE Transactions on Electron Devices*, Vol. 66, no. 9, pp. 4068-4074, July 2019, doi: 10.1109/TED.2019.2925859
- [22] M. Samizadeh Nikoo, A. Jafari, and E. Matioli, "On-Chip High-Voltage Sensors Based on Trap-Assisted 2DEG Channel Control", *IEEE Electron Device Lett.*, Vol. 40, no. 4, pp. 613-615, April 2019, doi: 10.1109/LED.2019.2898043
- [23] M. Samizadeh Nikoo, G. Santoruvo, C. Erine, A. Jafari, and E. Matioli, "On the Dynamic Performance of Laterally Gated Transistors", *IEEE Electron Device Lett.*, Vol. 40, no. 7, pp. 1171-1174, July 2019, doi: 10.1109/LED.2019.2920116
- [24] Landré, O. and Camacho, D. and Bougerol, C. and Niquet, Y. M. and Favre-Nicolin, V. and Renaud, G. and Renevier, H. and Daudin, B., "Elastic strain relaxation in GaN/AlN nanowire superlattice", *Phys. Rev. B*, Vol. 81, no. 15, pp. 153306-153309, 2010, doi: 10.1103/PhysRevB.81.153306
- [25] G. Ulliac, S. Garidel, J.-P. Vilcot and P. Tilmant, "Air-bridge interconnection and bondpad process for non-planar compound semiconductor devices", *Microelectronic Engineering*, Vol. 81, no. 1, pp. 53-58, July, 2005, doi: 10.1016/j.mee.2005.02.006