A Low-Power Microwave HEMT *LC* Oscillator Operating Down to 1.4 K

Alessandro V. Matheoud, Nergiz Sahin Solmaz[®], and Giovanni Boero

Abstract—High-electron-mobility transistors (HEMTs) based on 2-D electron gases (2DEGs) in III-V heterostructures have superior mobility compared with the transistors of silicon-based complementary metal-oxide-semiconductor technologies. The large mobility makes them attractive not only for low-noise and high-power microwave applications but also for low-power applications down to deep cryogenic temperatures. Here, we report on the design and characterization of a low-power HEMT LC Colpitts oscillator operating at 11 GHz whose minimum power consumption is 90 μW at 300 K and 4 μW at 1.4 K. The fully integrated oscillator is based on a single HEMT transistor having a gate length of 70 nm and realized using a 2DEG in In_{0.7}Ga_{0.3}As. The power consumption of the realized oscillator is the lowest reported in the literature so far for an LC oscillator operating in the same frequency range. In order to investigate the behavior of the oscillator, we also performed a detailed characterization of a stand-alone HEMT transistor from 1.4 to 300 K with a static magnetic field from 0 to 8 T. From the extracted values of the transistor parameters, we estimate and compare the minimum power necessary to start-up oscillations for two different Colpitts topologies.

Index Terms—Colpitts, high-electron-mobility transistor (HEMT), *LC* oscillator, low temperatures, ultralow power.

I. Introduction

IGH-electron-mobility transistors (HEMTs) based on 2-D electron gases (2DEGs) in III–V heterostructures have superior charge carrier mobility compared with the silicon-based complementary metal–oxide–semiconductor (CMOS) technologies. The large mobility makes them particularly attractive for a variety of low-noise and high-power radiofrequency, microwave, and terahertz applications [1]–[4]. HEMTs are currently widely used also for cryogenic applications and considered as promising candidates for the cold read-out electronics of future quantum computers [5]–[13]. At temperatures of about 1.5 K and above, the cooling power of ⁴He-based cooling systems can exceed 100 mW [14]. At temperature below 1.5 K, the effective cooling power available with ³He and ³He⁴He dilution refrigerators is typically

Manuscript received February 8, 2019; revised April 12, 2019; accepted April 14, 2019. Date of publication June 3, 2019; date of current version July 1, 2019. This work was supported by the Swiss National Science Foundation (SNSF) under Contract 200020-175939. (Corresponding author: Nergiz Sahin Solmaz.)

The authors are with the Institute of Microengineering, École Polytechnique Fédérale de Lausanne (EPFL), 1015 Lausanne, Switzerland (e-mail: alessandro.matheoud@epfl.ch; nergiz.sahin@epfl.ch; giovanni.boero@epfl.ch).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TMTT.2019.2916552

below 1 mW [15]. Hence, for applications at temperatures in the order of 1 K and below, electronics has to be designed considering power dissipation as a major critical constraint.

In this paper, we investigate microwave LC oscillators based on HEMTs, with the goal of using them for low-temperature studies and applications. In particular, we report on the design and characterization of an ultra low power consumption HEMT-based LC Colpitts oscillator [16]–[18] operating at 11 GHz and in the temperature range from 1.4 to 300 K, at least. The achieved power consumption is of 90 μ W at 300 K and 4 μ W at 1.4 K.

In the design of integrated CMOS and HEMT microwave oscillators, the main effort is usually focused on the improvement of phase noise, output power, and tuning range [19]-[22]. Recently, motivated by their use in room temperature applications where power consumption is important (such as RF identification), several low-power consumption CMOS and HEMT designs have been reported [23]–[32]. For example, an HEMT oscillator operating at 4.7 GHz has achieved a power consumption of 2.7 mW [32], whereas the CMOS oscillators have achieved a power consumption of 280 μ W at 40 GHz [23] and, very recently, 130 μ W at 57.4 GHz [26]. A very limited literature exists on microwave oscillators operating at liquid helium temperature (i.e., 4.2 K) and below [13], [33]-[35]. The lowest reported power consumption is of about 7 mW [13]. Hence, the HEMT oscillator reported in this paper achieves a room temperature power consumption, which is slightly better than the state of the art, and significantly lower power consumption at low temperature.

Reducing the power consumption in LC oscillators is of crucial importance, e.g., for their application as single-chip electron spin resonance (ESR) spectroscopy detectors at low temperatures [36]-[41]. Exploring the behavior of microwave LC oscillators in cryogenic conditions is also interesting for studies of the phase noise of thermal and nonthermal origins [17], [42]. Particularly interesting would be the operation in the condition $\hbar\omega > k_BT$, which should result in a dramatic reduction of the phase noise of thermal origin, well beyond the linear dependence on T of the power spectral density in the condition $\hbar\omega < k_BT$ [43], [44], where k_B is Boltzmann's constant, T is the temperature, \hbar is the reduced Planck constant, and ω is the oscillation angular frequency. The study of the zero-point quantum noise [43], [45]-[48], which, in this case, should be possibly present in the form of oscillator phase noise, would also be experimentally accessible.

II. DESCRIPTION OF THE REALIZED DEVICES AND THE MEASUREMENTS SETUP

In this paper, we designed and investigated the behavior of a stand-alone HEMT transistor and a microwave *LC* Colpitts oscillator based on a single HEMT transistor. In particular, we performed their characterization in the temperature range from 1.4 to 300 K and in the magnetic field range from 0 to 8 T. Both devices were manufactured using an HEMT technology having a minimum gate length of 70 nm (D007IH mHEMT, OMMIC, France). The transistor channels consist of a 2DEG in In_{0.7}Ga_{0.3}As. In [3] and [49], transistors and low-noise microwave amplifiers fabricated with the same technology are characterized in the temperature range from 20 to 300 K. In this paper, we extend the investigation to microwave oscillators, enlarging also the temperature range and adding a strong magnetic field as a means to extract useful information about the properties of the transistors.

Fig. 1(a) shows the layout of the stand-alone HEMT transistor, which consists of four fingers having a width of 15 μ m, a drain–source distance of 2.5 μ m, and a gate length of 70 nm. The properties of this stand-alone HEMT transistor as a function of the temperature (1.4 to 300 K) and the magnetic field (0 to 8 T) are investigated in Section III.

Fig. 1(b) and (d) show a photograph of the realized HEMT LC Colpitts oscillator and its detailed schematics, respectively. As shown in Fig. 1(d), the oscillator consists of a single HEMT transistor, a single-turn planar coil inductor, a resistor, and two capacitors. The realized common-drain Colpitts topology achieves low output impedance without loading the LC resonator. The capacitors C_1 and C_2 not only provide positive feedback to the amplifier but also form the resonator with the inductor. The inductor is connected to ground by means of metalized holes (vias) connecting the top side to the bottom side of the chip. These metalized holes are useful to avoid the use of bonding wires for ground connections, hence allowing the implementation of nondifferential topologies with low parasitics. Since the source-drain ON-resistance of the HEMT transistor and the dc resistance from gate to ground are very low, the 500 Ω resistor determines the dc operating point of the oscillator and acts as a current source. The operating frequency of the oscillator depends on the bias voltage V_{DD} and on the temperature, with an overall range from 11.2 to 11.7 GHz. The integrated Colpitts LC oscillator has a size of $0.8 \times 0.5 \text{ mm}^2$ [see Fig. 1(b)]. A conductive epoxy (Epo-Tek, H20E-FC) is used to glue the chip to a standard FR4 printed circuit board. Au wires having a diameter of 20 μ m are used for wedge-wedge bonding of the chip to the board.

Fig. 1(c) shows the block diagram of the setup used to characterize the stand-alone HEMT transistor and the HEMT LC Colpitts oscillator. The stand-alone transistor is connected to a semiconductor parameter analyzer in Kelvin four-wire configuration. The signal at the output of the oscillator is downconverted to 200 MHz to match the central frequency of a homemade delay-line-discriminator (DLD) [50], [51], which performs the frequency-to-voltage conversion. The amplifiers shown in the block diagram are used to match the dynamic range of the frequency dividers and of the

analog-to-digital-converters of the acquisition board. The filters are used to improve the spectral purity of the signals. The divide-by-32 divider is used to get a lower frequency signal, which can be measured by the frequency counter embedded in the multifunction data-acquisition board.

III. HEMT Transistor Characterization and Parameters Extraction

In this section, we report the characterization of the stand-alone HEMT transistor shown in Fig. 1(a) (finger width: 15 μ m, the number of fingers: 4, total width: 60 μ m, source-drain distance: 2.5 μ m, and gate length: 70 nm) in the temperature range from 1.4 to 300 K. A static magnetic field from 0 to 8 T is used to measure its geometrical magnetoresistance (i.e., only due to the Lorentz force) and its Shubnikov-de-Haas (SdH) resistance oscillations. The former is a standard approach, which allows to extract the effective drain-source mobility as an independent variable, whereas the latter leads to the extraction of the charge carriers density as an independent parameter from mobility (i.e., a necessary condition to cross-check the obtained results with the mobility and the conductivity measurements). Indeed, as we will show in the following, the values of these parameters extracted from magnetoresistance measurements are in good agreement with those obtained from the dc characterization of the transistor at zero magnetic field.

Fig. 2 shows the dc characterization ($I_{\rm DS}-V_{\rm DS}$ curves for different $V_{\rm GS}$ values) from 1.4 to 300 K of the HEMT transistor, as shown in Fig. 1(a). $V_{\rm DS}$ is swept from 0 to 1 V, whereas $V_{\rm GS}$ spans from -0.4 to 0 V. For a given bias condition ($V_{\rm GS}$ and $V_{\rm DS}$), the drain current $I_{\rm DS}$ is almost constant from 1.4 to 30 K and increases from 30 to 300 K. The kink effect with hysteresis [52] is visible below 10 K.

level According to the Shichman-Hodges 1 model [53]–[55], we extract the threshold voltage V_{th} , the intrinsic β , and the channel length modulation factor λ from the dc characterization at temperatures from 1.4 to 300 K, as shown in Fig. 2. The extraction of these parameters aims at extending the applicability of the models provided by the foundry down to deep cryogenic conditions. In order to extract V_{th} , we plot the $I_{\text{DS}} - V_{\text{GS}}$ curves from the data shown in the $I_{\rm DS} - V_{\rm DS}$ characterization, and we identify the tangent line with the maximum slope for $V_{DS} = 10$ mV. The latter intercepts the V_{GS} axis at the point which corresponds to the threshold voltage $V_{\rm th}$ [56]. The value of β is directly extracted from the source-drain resistance $R_{\rm DS} = V_{\rm DS}/I_{\rm DS}$ when the transistor is polarized in the triode region ($V_{\rm DS} \ll V_{\rm GS} - V_{\rm th}$), i.e., $\beta = 1/(R_{\rm DS}(V_{\rm GS} - V_{\rm th}))$. The channel length modulation factor is extracted in deep saturation ($V_{\rm DS} \gg V_{\rm GS} - V_{\rm th}$) and can be written as $\lambda = 2\Delta I_{\rm DS}/(\Delta V_{\rm DS}\beta(V_{\rm GS}-V_{\rm th})^2)$. From the experimental data, we obtain $V_{\rm th} = -0.22~{\rm V}$ at 300 K and $V_{\rm th} = -0.07$ V at 1.4 K. A similar behavior has been already reported in the literature for both CMOS and HEMT transistors at low temperature [57]-[59]. The extracted value of β is 0.28 A/V² at 300 K and 0.47 A/V² at 1.4 K. λ is approximately 10 V^{-1} at 300 K and 2 V^{-1} at 1.4 K.

Fig. 3(a) shows the measured HEMT transistor source–drain resistance $R_{\rm DS}$ as a function of the static magnetic field




Fig. 1. Schematics and photograph of the realized HEMT structures. (a) Symbol and layout of the stand-alone HEMT transistor of four fingers. The finger width W_f is 15 μ m, the source–drain distance is 2.5 μ m, and the gate length is 70 nm. (b) Photograph of the HEMT LC Colpitts oscillator. The oscillator chip size is 0.8 mm × 0.5 mm, whereas the coil size is 400 μ m × 480 μ m. The chip has a thickness of 100 μ m. Three metalized holes (vias) having a diameter of 100 μ m and visible as yellow hexagons in the photograph connect the top side of the chip to its bottom side. The bottom side of the chip is covered with a 3.5 μ m-thick layer of Au acting as a ground plane. The bias and output bonding pads are yellow squares having a side of 80 μ m. (c) Block diagram of the complete setup for the characterization of the stand-alone transistor and of the LC oscillator. (A) Superconducting magnet with variable temperature insert (1.4–300 K, 0–9.4 T, Cryogenic Ltd.). (B) Stand-alone HEMT transistor. (C) HEMT LC Colpitts oscillator. (D) Lock-in amplifier (EG&G 7265 up to 250 kHz, Stanford Research Systems SR844 up to 10 MHz). (E) DC power supply (Keithley 2400). (F) Semiconductor parameter analyzer (HP 4156A). (G) RF amplification stage composed of three RF amplifiers (Analog Devices, HMC-C001) and a 3-dB attenuator. (H) Frequency divider (Analog Devices, HMC-C040). (I) RF generator (R&S, SMR-20). (J) Mixer (Mini-Circuits ZFM-2000+). (K) 100-MHz high-pass filter (Crystek CHPFL-0100). (L) 300-MHz low-pass filter (Crystek CLPFL-0300). (M) Frequency divider (Valon Technology 3010). (N) Homemade DLD [50], [51] (200-MHz central frequency, 1-MHz detection range, and 5-MHz FM bandwidth). (O) Amplifier (Stanford Research Systems SR560) (not used for phase noise characterization above 250 kHz). (P) Amplifier (EG&G 5113). (Q) Amplifier (NF 5305). (d) Detailed schematic of the HEMT LC Colpitts oscillator. It consists of an inductor L with a series resistance R, forming a resonator with the capacitors C_1 and

B applied in the direction orthogonal to the 2DEG plane. If the magnetic field is applied parallel to the 2DEG plane, a much smaller change of $R_{\rm DS}$ is measured (about 2.5% from 0 to 8 T). This indicates that the observed resistance variation is due to the geometrical magnetoresistance (i.e., the Hall effect). The measurement of the geometrical magnetoresistance is widely used as a method for the extraction of the charge carrier mobility [60]–[62]. In order to model the device and extract the carrier mobility, we used the equivalent circuit described in [63]. Such a model, which can be implemented in any electronic-design-automation (EDA) simulator, consists of a network of identical magnetic-field-dependent resistors and current-controlled-current sources. The extracted mobility value is 0.65 m²/Vs at 300 K and 1.2 m²/Vs at 1.4 K. This result is coherent with the extracted

 β value, which also increases by a factor of two at low temperature.

The drain-source resistance $R_{\rm DS}$ is approximately 8 Ω at zero field, regardless of the temperature [see Fig. 3(a)]. Since the conductivity is defined as $\sigma={\rm en}\mu$ (where e is the elementary charge, n is the density of carriers, and μ is the mobility) and the resistance is $R_{\rm DS}=L_{\rm SD}/W\sigma$ (where $L_{\rm SD}=2.5~\mu{\rm m}$ and $W=60~\mu{\rm m}$ are the transistor source-drain distance and width, respectively), we estimate a density of carriers of about $5\times 10^{16}~{\rm m}^{-2}$. In order to cross-check such a result, we measured the periodicity of the SdH oscillations [60], [64]. In our case, the SdH oscillations are the oscillations of $R_{\rm DS}$ as a function of the applied magnetic field, which we measured at 1.4 K. As shown in Fig. 3(d)–(f), we observe SdH oscillations for magnetic




Fig. 2. Characterization of the stand-alone HEMT transistor. The dc drain-source current $I_{\rm DS}$ is shown as a function of the drain-source voltage $V_{\rm DS}$ for different gate-source voltages $V_{\rm GS}$ from 1.4 to 300 K. The transistor is composed of four fingers (each having a width of 15 μ m for a total width of 60 μ m), and it has a source-drain distance of 2.5 μ m and a gate length of 70 nm [see Fig. 1(a)].

field values above 5 T, at 1.4 K, and for $V_{\rm DS}$ values of 50 mV (i.e., at an electric field of 2×10^{-2} V/ μ m) and 4 mV (i.e., at an electric field of 16×10^{-4} V/ μ m). The periodicity is more evident at the lower electric field. Performing the fast Fourier transform (FFT) of d^2R_{DS}/dB^2 , plotted as a function of 1/B, allows to extract the oscillation frequency. As shown in Fig. 3(e) and (f) there is a main frequency component at about 70 T^{-1} . According to [64], we compute the density of carriers as $n \cong (2e/h/\Delta(1/B)) \cong 3.5 \times 10^{16} \text{ m}^{-2}$, where h is the Planck constant and $\Delta(1/B)$ is the periodicity of the SdH oscillations. This value for the density of carriers is in good agreement with the above-estimated one, obtained from the measurements of the resistance (i.e., $5 \times 10^{16} \text{ m}^{-2}$). The SdH oscillations reported in this paper are significantly smaller than those reported in previous publications [64]–[68]. This might be due to the larger electric fields applied to the HEMT transistor with respect to those usually reported in the literature. In [65]–[67], it is shown that the SdH oscillations are reduced when the applied electric field is increased. In our measurements, the minimum practically applicable electric field is approximately 10^{-3} V/ μ m. Indeed, in our experimental setup, at lower V_{DS} and, hence, at lower electric fields,

the magnetoresistance measurements are too noisy to allow for the extraction of the charge carrier density.

IV. HEMT *LC* COLPITTS OSCILLATOR CHARACTERIZATION

In this section, we report the results of measurements performed on the *LC* Colpitts oscillator, as shown in Fig. 1(d). In particular, we investigated the start-up condition as a function of temperature and the oscillation frequency as a function of the supply voltage.

In Table I, we report the key features of the realized system. In particular, the HEMT LC Colpitts oscillator shows a minimum (i.e., start-up) power consumption of 90 μ W at 300 K ($V_{DD}=220$ mV and $I_{DD}=400$ μ A) and 4 μ W below 30 K ($V_{DD}=40$ mV and $I_{DD}=110$ μ A). Close to the start-up, the power efficiency is in the order of 5%, and hence, the minimum power consumption is essentially identical to the minimum power dissipated by the oscillator. The aforementioned power consumption is, to the best of our knowledge, the lowest reported to date for an LC oscillator working in the same frequency range.




Fig. 3. Magnetoresistance, mobility, and SdH oscillations of the stand-alone HEMT transistor. (a) Source–drain resistance $R_{\rm DS}$ as a function of the applied static magnetic field (from 0 to 8 T, orthogonal to the 2DEG) from 1.4 to 300 K. The curves from 1.4 to 30 K overlap. The transistor is biased with $V_{\rm GS}=0.2$ V and $V_{\rm DS}=50$ mV. (b) Comparison between the measured and the EDA simulated $R_{\rm DS}$ values as a function of the applied static magnetic field (see the details of the EDA simulation in the text). (c) Extracted effective carrier mobility as a function of the temperature. The magnitude of carrier mobility has no significant variation from 1.4 to 30 K and decreases by a factor of two from 30 to 300 K. (d) Source–drain resistance $R_{\rm DS}$ as a function of the magnetic field for $V_{\rm GS}=0.2$ V and $V_{\rm DS}=4$ mV (i.e., electric field of 16×10^{-4} V/ μ m). Small SdH oscillations are visible above 5 T. (e) FFT of $d^2R_{\rm DS}/dB^2$ plotted as a function of 1/B. The source–drain resistance $R_{\rm DS}$ is the one plotted in (d). The main periodicity of the SdH oscillations is at 70 T⁻¹. (f) FFT of $d^2R_{\rm DS}/dB^2$ plotted as a function of 1/B. The source–drain resistance $R_{\rm DS}$ is measured at $V_{\rm DS}=50$ mV (i.e., electric field of 2×10^{-2} V/ μ m). The periodicity is the same as in (e), but with a much smaller amplitude, presumably due to the larger electric field applied.

As reported earlier, the realized oscillator shows a lower power consumption at cryogenic temperature than at 300 K. This is presumably due to the following reasons. The decrease of the threshold voltage from -0.22 to -0.07 V allows to reduce $V_{\rm DD}$ to obtain the same overdrive voltage $V_{\rm GS}-V_{\rm th}$. The decrease of the coil resistance results in a lower $g_m^{\rm min}$ value (and, hence, in a lower minimum $V_{\rm DD}$), whereas the increase of β results in a larger g_m value (see the Appendix).

It is worthy to note that the topology of the LC oscillator reported here [see Fig. 1(d)] is optimized for low parasitics and area occupation. Only a few components are required, and the bias point of the oscillator is set through a single supply voltage $V_{\rm DD}$ (i.e., no extra pads are required). However, as we will discuss in detail in the Appendix, this architecture can be further optimized to achieve even lower power consumption. Indeed, the bias resistance R_B is large with respect to $R_{\rm DS}$ and R, so the majority of the power provided by the generator

is dissipated across R_B , which has the only aim to produce a suitable $V_{\rm GS}$ bias. In addition, since the threshold voltage of the transistor varies as a function of the temperature, it would be beneficial to optimize $V_{\rm GS}$ independently (e.g., by adjusting the gate voltage), whereas in the proposed architecture, it results intrinsically defined by $V_{\rm DD}$. As discussed in the Appendix, a slightly more complex topology, where R_B is replaced by an inductor L_B and the gate–source voltage $V_{\rm GS}$ is freely adjustable, should allow to obtain a further significant reduction of the start-up power consumption.

In Fig. 4(a), we report the experimentally measured phase noise at 1.4, 100, and 300 K as well as the noise of the measuring apparatus, which is lower than the oscillator noise (6 dB in the worst case, i.e., at low temperature and large-frequency offset from the carrier). The voltage noise spectral density at the output of the DLD is measured using a lock-in amplifier. The phase noise spectral density is computed from the

 $\label{eq:table_interpolation} \textbf{TABLE I}$ Key Features of the HEMT Oscillator

Oscillation frequency [GHz]	11.2
@ 300 K	
Oscillation frequency [GHz]	11.3
@ 1.4 K	
Coil size [µm]	400 x 480
Approx. coil resistance $[\Omega]$	3
@ 11.2 GHz, 300 K	
Approx. coil inductance [nH]	1.2
@ 11.2 GHz, 300 K	
Approx. coil Q-factor	27
@ 11.2 GHz, 300 K	
I_{DD}^{\min} [μ A]	410
$V_{DD}^{\widetilde{\min}}$ [mV]	220
$P^{ ext{min}}\left[\mu ext{W} ight]$	90
@300 K	
I_{DD}^{min} [μ A]	110
V_{DD}^{\min} [mV]	40
$P^{ ext{min}}[\mu ext{W}]$	4
@1.4 K	
Figure-of-merit (FOM) [dBc/Hz]*	188
@ 1 MHz frequency offset from the carrier, 300 K	
Figure-of-merit (FOM) [dBc/Hz]	217
@ 1 MHz frequency offset from the carrier, 1.4 K	

^{*} The oscillator figure-of-merit (FOM) is computed as $(20\log(f_{LC}/f_{OS})-L(f_{OS})-10\log(P^{\min}))$, where $\mathcal{L}(f_{OS})$ is the phase noise (in dBc/Hz) at the frequency offset f_{OS} (in Hz), f_{LC} is the oscillator working frequency (in Hz), and P^{\min} is the minimum power consumption (in mW) [42], [69].

measured voltage noise spectral density and the frequency-to-voltage conversion factor of the DLD. The measured phase noise floor (i.e., the phase noise at offset frequencies above the 1/f noise corner frequency, which is of about 1 MHz for our oscillator) corresponds, within a factor of two, to the thermal phase noise originating from the coil resistance given by $10 \log(kTR(f_{LC}/f_{OS}V_{LC,0})^2)$, where $V_{LC,0}$ is the oscillation amplitude (in V), R is the coil resistance at the operating frequency (in Ω), and f_{OS} is the frequency offset from the carrier (in Hz) [70].

Fig. 4 reports also the measurements of the oscillator operating frequency, dc current I_{DD} , and resistance R_{DD} as a function of the bias voltage $V_{\rm DD}$ at 1.4 K. The bias voltage is swept up and down from 65 mV (i.e., close to the start-up condition of 40 mV) to 1.5 V. As shown in Fig. 4(b)–(d), the oscillation frequency (as well as the current and the resistance) shows discontinuities as a function of the bias voltage. The frequency jumps are of approximately 35 MHz. The position of the transitions and their amplitude change as a function of the applied magnetic field and the temperature. The density of transitions increases close to the start-up bias point. The transitions get smoother above 30 K and disappear above 70 K. In contrast to the CMOS-based oscillators [71], no random telegraph signals (RTSs) are present. We also observed that it is possible to induce frequency jumps at fixed bias voltage $V_{\rm DD}$ by changing the applied magnetic field (both parallel and orthogonal to the 2DEG). We performed the previous characterization on four nominally identical oscillators, obtaining similar although not identical results. The number of sharp transitions, for a bias $V_{\rm DD}$ in the range from 65 mV to 1.5 V,




Fig. 4. Characterization of the HEMT LC Colpitts oscillator. (a) Measured phase noise spectral density of the HEMT LC Colpitts oscillator at 1.4, 100, and 300 K, at the minimum bias voltage for stable oscillations. At all temperatures, the minimum noise is measured at the minimum bias. The phase noise of the measuring apparatus [see Fig.1(c)] is also reported. Plots of (b) working frequency, (c) bias current, and (d) resistance of the oscillator as a function of its bias voltage. The latter is swept up and down for ten times from 0.065 to 1.5 V. Jumps and hysteresis phenomena are clearly visible and reproducible for both frequency and resistance. The frequency jumps are approximately equal to 35 MHz for all transitions.

changes from three to five and their amplitude from 20 to 200 MHz. As for the CMOS oscillators reported before [71], the physical origin of the measured frequency jumps is still unclear to us.

V. CONCLUSION AND OUTLOOK

In this paper, we reported about the design and characterization of a low-power HEMT *LC* Colpitts oscillator operating at 11 GHz. In particular, we investigated the minimum power consumption to sustain stable oscillations and the phase noise in the temperature range from 1.4 to 300 K. The realized oscillator shows the lowest power consumption reported in the literature for an *LC* oscillator working in this frequency range. A comparison with the state of the art is shown in Table II. Our oscillator shows comparable FOM at 300 K and the best FOM at low temperatures. To sum up the key points, we manage to get the reported low-power consumption thanks to: 1) the

	Temperature	Technology	Frequency	Power Consumption	Phase Noise @ 1 MHz frequency offset	FOM
	[K]	reemiology	[GHz]	[mW]	[dBc/Hz]	10111
[72]	300	CMOS 180 nm	15	3	-109.3	188
[73]	300	CMOS 180 nm	10.3 - 11.1	15.1	-115.9	184
[74]	300	CMOS 130 nm	10	4.2	-110 , -107	183
[75]	300	SiGe 130 nm	6.5 - 15.1	19	-110	177
[32]	300	GaN HEMT 250 nm	4.7	2.7	-121.7	190
[23]	300	CMOS 65 nm	40	0.28	-98 , -70*	196 , 178*
[26]	300	CMOS 65 nm	57.4	0.13	** -	197**
[13]	300	CMOS 40 nm	6.3	4, 13***	-125	194 , 189***
[13]	4.2	CMOS 40 nm	6.7	7, 18***	-120	192, 188***
[33]	300	SiGe 130 nm	29.8	37	-115	188
[33]	4	SiGe 130 nm	30.8	47	-112	185
This work	300	HEMT 70 nm	11.2	0.09	-97	188
This work	1.4	HEMT 70 nm	11.3	0.004	-112	217

TABLE II
OSCILLATOR STATE-OF-THE-ART COMPARISON

high mobility of the HEMT transistor (with respect to standard CMOS); 2) the reduced threshold voltage at low temperature; and 3) a design optimization aimed at this specific goal. We also report on the results of simulations, which indicate that the power consumption can be further reduced by using a slightly different topology. A reduced power consumption is of crucial importance for measurements at low temperatures. At temperatures below 1 K, the limited effective cooling power of ³He and ³He⁴He dilution refrigerator systems demands for devices operating with power in the μW range and below, especially if the power has to be dissipated in a very small volume, such as the channel of an HEMT transistor suitable to operate at microwave frequencies above 10 GHz. Particularly interesting is the possibility to reach the condition $\hbar\omega > kT$, where we expect to observe the reduction of the thermal noise and, possibly, also an observable quantum behavior related to the oscillator energy quantization coupled with the nonlinear behavior of the transistor. LC resonators operating in the condition $\hbar\omega > k_BT$ are, in principle, possible candidates to show a macroscopic quantum behavior. However, due to their linear behavior, the energy (frequency) quantization is not observable [76]. The LC oscillators described in this paper show a relatively strong dependence of the oscillator frequency on the applied bias voltage, which makes these oscillators highly anharmonic. This condition might be sufficient to observe interesting unexplored phenomena, which might include their behavior as artificial atoms, as reported before for superconducting quantum circuits (SQCs) based on Josephson junctions [76], [77].

APPENDIX

The HEMT LC oscillator topology shown in Fig. 1(a) and described in Section III has a limited versatility since the dc gate voltage is tied to ground and the dc source voltage is intrinsically determined by the voltage drop across R_B . As a consequence, $V_{\rm GS}$ cannot be independently adjusted with respect to $V_{\rm DS}$.

Fig. 5(b) shows an improved topology, which would allow: 1) to decouple $V_{\rm GS}$ from $V_{\rm DD}$ and 2) to avoid the power dissipated across the bias resistor R_B . In this more versatile topology, $V_{\rm GS}$ can be independently adjusted with respect to $V_{\rm DS}$, and the series resistance of the bias inductor $R_{\rm LB}$ is much smaller than the bias resistor R_B used in the topology, as shown in Fig. 5(a). As a consequence, we expect that this topology should allow to reduce the oscillator power consumption at the start-up (i.e., the minimum power consumption required by the LC Colpitts oscillator to produce stable oscillations).

In this topology, the bias inductance L_B is chosen sufficiently large, such that $\omega_{LC}L_B \gg 1/\omega_{LC}C_2$. Hence, the oscillator frequency is, also for this topology, given by $\omega_{LC} = 1/\sqrt{LC}$, where $C = C_1C_2/(C_1 + C_2)$ is the effective capacitance. In order to compute the start-up condition for this oscillator, we can use the small-signal ac model shown in Fig. 5(c), which is valid regardless of: 1) the type of the FET transistor (MOSFET or HEMT) and 2) its polarization (triode or saturation). The transistor is modeled by its transconductance $(g_m = \partial I_{DS}/\partial V_{GS})$ and its output resistance $(r_O = \partial V_{\rm DS}/\partial I_{\rm DS})$. Stable oscillations are obtained when the negative resistance created by the transistor compensates for the overall losses in the system. In order to analyze the circuit, we separate the tank inductor from the energy restoring system at the level of the dashed line [see Fig. 5(c)]. Since the reactance of the compensation system affects only the operating frequency, we consider only the resistive part of the overall impedance. The condition required for the total resistance to be zero (i.e., for the compensation of the losses) is

$$R = -g_m \frac{C_2}{C_1} \frac{r_O^2}{\omega_{LC}^2 r_O^2 C_2^2 + 1} + \frac{r_O}{1 + \omega_{LC}^2 r_O^2 C_2^2}.$$
 (1)

Consequently, the minimum transconductance for stable oscillation is

$$g_m^{\min} = \left(R + \frac{r_O}{1 + \omega_{LC}^2 r_O^2 C_2^2}\right) \frac{C_1}{C_2} \frac{1 + \omega_{LC}^2 r_O^2 C_2^2}{r_O^2}.$$
 (2)

^{*} This is a self-oscillating mixer, so the phase noise depends on the injected power. We selected the best and worst cases.

^{**} Phase noise measurement is not shown in this paper. Only FOM is shown in a graph.

^{***} Power consumption depends on the current setting. We selected the best and worst cases.




Fig. 5. Schematic of the HEMT LC Colpitts oscillators. (a) Schematic of the HEMT LC Colpitts oscillator designed and characterized in this paper. It consists of a single HEMT transistor, a tank inductor (inductance L and series resistance R), two tank capacitors (C_1 and C_2), and a bias resistor (R_B). The value of the components used in simulations at 300 and 1.4 K is: L=1.15 nH, R=3 Ω at 300 K (1 Ω at 1.4 K), $C_1=150$ fF, $C_2=500$ fF, and $R_B=500$ Ω (350 Ω at 1.4 K). (b) Schematic of the low-power optimized HEMT LC Colpitts oscillator. It consists of a single HEMT transistor, a tank inductor (inductance L and series resistance R), two tank capacitors (C_1 and C_2), and a bias inductor (inductance L_B and series resistance R_{LB}). The value of the components used in simulations at 300 and 1.4 K are: L=1.15 nH, R=3 Ω (1 Ω at 1.4 K), $C_1=150$ fF, $C_2=500$ fF, $C_2=150$ nH, and $C_2=150$ nH and $C_2=150$

According to a level 1 model, the transistor is characterized by three parameters (V_{th} , β , and λ), and its transconductance in the triode and saturation regions is

$$g_m^{\text{tri}} = \frac{2I_{\text{DS}}}{2(V_{\text{GS}} - V_{\text{th}}) - V_{\text{DS}}} \qquad g_m^{\text{sat}} = \frac{2I_{\text{DS}}}{V_{\text{GS}} - V_{\text{th}}}.$$
 (3)

Numerical computations, based on the previous equations implemented in Mathematica (Wolfram Research, USA), reveal that the minimum power consumption $P^{\min} = V_{\rm DS}^{\min} I_{\rm DS}^{\min}$ is weakly dependent on r_0 , which can be assumed to be ∞ (i.e., $\lambda = 0$). Moreover, since the gate-source voltage $V_{\rm GS}$ is adjustable, we can consider the overdrive voltage $(V_{\rm GS} - V_{\rm th})$ as a single variable. The numerical computations also show that the optimal bias for minimum power consumption is at the transition between the saturation and quadratic regions, where $V_{\rm DS} \cong (V_{\rm GS} - V_{\rm th})$ and $I_{\rm DS} \cong (\beta/2)(V_{\rm GS} - V_{\rm th})^2$. Introducing these assumptions, we obtain the following simplified equations:

$$\begin{cases} I_{\text{DS}}^{\min} \cong \frac{\left(g_m^{\min}\right)^2}{2\beta} \\ V_{\text{DS}}^{\min} \cong V_{\text{GS}}^{\min} - V_{\text{th}} = \frac{g_m^{\min}}{\beta} \\ g_m^{\min} \cong RC_1C_2\omega_{LC}^2 \end{cases}$$
(4)

and, hence, the minimum power consumption for an *LC* Colpitts oscillator having the topology shown in Fig. 5(b) is

$$P^{\min} = \frac{\left(g_m^{\min}\right)^3}{2\beta^2} = \frac{\left(RC_1C_2\omega_{LC}^2\right)^3}{2\beta^2} = \frac{\left(R(C_1 + C_2)/L\right)^3}{2\beta^2}.$$
(5)

As intuitively expected, the power consumption is reduced for a smaller coil resistance R and for a larger β value. From (5), the use of a transistor with a larger width (and hence with a larger β value) would allow to obtain a lower power consumption. However, a larger transistor would have larger parasitic capacitances, de facto limiting the maximum achievable oscillation frequency.

For an oscillator based on the topology optimized for power consumption [see Fig. 5(b)] and having the same parameters as those reported in this paper [see Fig. 5(a)] (i.e., L=1.15 nH, R=3 Ω , $C_1=150$ fF, $C_2=500$ fF, $\beta=0.28$ A/V², and $\omega_{LC}=2\pi\times11$ GHz), the theoretical minimum power consumption expected from (5) would be of about 50 nW. It is important to note that a moderate error in the estimation of the parameters in (5) would result in a very large variation of the power consumption. For example, the combined effect of a two times larger R value with a two times smaller β value would result in a minimum power consumption increase by a factor of 32, thus resulting in a power consumption of about 2 μ W.

In order to test the validity of the simple analytical result given by (5) for the oscillator topology in Fig. 5(b), we performed simulations with different transistor models. The results of these simulations are reported in Table I, which also includes simulations and experimental results obtained with the oscillator topology shown in Fig. 5(a) (i.e., the one designed, experimentally characterized, and reported in this paper). The simulated results are obtained, respectively, using a level 1 model [54], [55], a level 1 model with parasitics, and the foundry model. The level 1 parameters are extracted from the stand-alone HEMT transistor experimental characterization reported in Section II. The parasitics of the transistor are obtained from the foundry model. The approximate values for the capacitances between the transistor terminals (C_{GS} , C_{DS} , and C_{gd}) are of 15 fF, the capacitances terminals to ground $(C_d \text{ and } C_s)$ are of 25 fF, the series resistances of the terminals $(R_g, R_s, \text{ and } R_d)$ are of 3–5 Ω , and the series inductances of the terminals $(L_g, L_d, \text{ and } L_s)$ are of 3–5 pH.

The topology in Fig. 5(a) has a start-up condition where the minimum supply voltage $V_{\rm DD}^{\rm min}$ is approximately given by $V_{\rm th}$ and the minimum current $I_{\rm DS}^{\rm min}$ is approximately given by $V_{\rm DD}^{\rm min}/R_B\cong V_{\rm th}/R_B$. Hence, the minimum power consumption is $P^{\rm min}=V_{\rm DD}^{\rm min}I_{\rm DS}^{\rm min}\cong V_{\rm th}^2/R_B$. For this topology, an accurate transistor modeling is not critical for the power consumption.

TABLE III
OSCILLATOR START-UP CONDITION

Oscillator type*		Fig.5(a)	Fig.5(b)
			115.5(0)
$V_{DD}^{\min}[\text{mV}]$	experimental	220	-
@300 K	foundry	255	34
	level 1	188	7
	level 1 with parasitics	191	19
$I_{DS}^{\min}[\mu A]$	experimental	410	-
@300 K	foundry	420	450
	level 1	500	6
	level 1 with parasitics	450	94
$P^{\min} [\mu W]$	experimental	90	-
@300 K	foundry	107	16
	level 1	94	0.05
	level 1 with parasitics	85	2
$V_{DD}^{\min}[\text{mV}]$	experimental	40	-
@1.4 K	level 1	51	2
	level 1 with parasitics	57	6
$I_{DS}^{\min} [\mu A]$	experimental	110	-
@1.4 K	level 1	130	2
	level 1 with parasitics	150	20
$P^{\min} [\mu W]$	experimental	4	-
@1.4 K	level 1	7	0.004
	level 1 with parasitics	8	0.120

* Experimental and simulated start-up conditions for the two LC Colpitts oscillator topologies shown in Fig. 5, both implemented using an HEMT technology (D007IH mHEMT 70 nm, OM-MIC, France). The simulations are performed using the level 1 model of the HEMT transistor, with parameter values extracted from the standalone HEMT transistor characterization reported in Section III, and the foundry model supplied by OMMIC. The simulations are performed using Quite Universal Circuit Simulator (QUCS) for level 1 model and Advanced Design System (ADS) (Keysight, USA) for the foundry model. The value of the level 1 parameters at 300 K are: $V_{th} = -220$ mV, $K_P = 3.4 \times 10^{-3}$ A/V², W = 52 μ m, L = 0.07 μ m, $\lambda = 10$ V⁻¹, $\gamma = 0$. The values of the parameters at 1.4 K are: $V_{th} = -70$ mV, $K_P = 6.5 \times 10^{-3}$ A/V², W = 52 μ m, L = 0.07 μ m, $\lambda = 2$ V⁻¹, $\gamma = 0$. K_P is obtained from the extracted value of β as $K_P = \beta(L/W)$.

Hence, it is not surprising that the simulations performed using a level 1 model for the transistor can predict quite accurately the minimum power consumption required for the oscillation. As shown in Table III, for this oscillator topology, the experimentally obtained minimum power consumption is in agreement, within a factor of two, with the simulations performed using the level 1 model.

For the topology sketched in Fig. 5(b), the minimum power consumption obtained from level 1 simulations is in agreement, within a few percents, with the analytical expression given in (5). However, this only means that (5) is properly derived from the basic equations of the level 1 model. If we use the model given by the foundry, the power consumption at 300 K is two orders of magnitude larger with respect to the level 1 model without parasitics. If the above-described parasitics are introduced in the level 1 model, the agreement improves significantly, but the difference in power consumption is still of about one order of magnitude. The causes of this large discrepancy are unclear. Despite the relatively poor modeling agreement, the simulations (and the intuitive arguments related to the biasing freedom) indicate that the oscillator topology shown in Fig. 5(b) should achieve a significantly lower power consumption with respect to the one in Fig. 5(a).

In the near future, we plan to implement and experimentally characterize this oscillator topology, with the aim of obtaining a power consumption below 1 μ W at low temperature and as a means to give more robust guidelines for the modeling of ultralow-power HEMT oscillators, in particular for deep cryogenic applications.

REFERENCES

- [1] J. A. D. Alamo, "Nanometre-scale electronics with III–V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317–323, Nov. 2011.
- [2] T. Takahashi et al., "Maximum frequency of oscillation of 1.3 THz obtained by using an extended drain-side recess structure in 75-nm-gate InAlAs/InGaAs high-electron-mobility transistors," Appl. Phys. Express, vol. 10, no. 2, Jan. 2017, Art. no. 024102.
- [3] A. H. Akgiray et al., "Noise measurements of discrete HEMT transistors and application to wideband very low-noise amplifiers," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 9, pp. 3285–3297, Sep. 2013.
- [4] J. Ajayan et al., "InP high electron mobility transistors for submillimetre wave and terahertz frequency applications: A review," Int. J. Electron. Commun., vol. 94, pp. 199–214, Sep. 2018.
- [5] J. Schleeh et al., "Ultralow-power cryogenic InP HEMT with minimum noise temperature of 1 K at 6 GHz," IEEE Electron Device Lett., vol. 33, no. 5, pp. 664–666, May 2012.
- [6] S. Montazeri, W.-T. Wong, A. H. Coskun, and J. C. Bardin, "Ultra-low-power cryogenic SiGe low-noise amplifiers: Theory and demonstration," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 1, pp. 178–187, Jan 2016
- [7] J. M. Hornibrook et al., "Cryogenic control architecture for large-scale quantum computing," Phys. Rev. Appl., vol. 3, Feb. 2015, Art. no. 024010.
- [8] N. Oukhanski, M. Grajcar, E. Il'ichev, and H.-G. Meyer, "Low noise, low power consumption high electron mobility transistors amplifier, for temperatures below 1 K," *Rev. Sci. Instrum.*, vol. 74, no. 2, pp. 1145–1146, Oct. 2003.
- [9] A. M. Korolev, V. I. Shnyrkov, and V. M. Shulga, "Note: Ultrahigh frequency ultra-low DC power consumption HEMT amplifier for quantum measurements in millikelvin temperature range," *Rev. Sci. Instrum.*, vol. 82, no. 1, Jan. 2011, Art. no. 016101.
- [10] A. M. Korolev, V. M. Shulga, I. A. Gritsenko, and G. A. Sheshin, "PHEMT as a circuit element for high impedance nanopower amplifiers for ultra-low temperatures application," *Cryogenics*, vol. 67, no. 1, pp. 31–35, Apr. 2015.
- [11] L. A. Tracy et al., "Single shot spin readout using a cryogenic highelectron-mobility transistor amplifier at sub-Kelvin temperatures," Appl. Phys. Lett., vol. 108, no. 6, Feb. 2016, Art. no. 063101.
- [12] I. T. Vink, T. Nooitgedagt, R. N. Schouten, L. Vandersypen, and W. Wegscheider, "Cryogenic amplifier for fast real-time detection of single-electron tunneling," *Appl. Phys. Lett.*, vol. 91, no. 12, 2007, Art. no. 123512.
- [13] B. Patra et al., "Cryo-CMOS circuits and systems for quantum computing applications," IEEE J. Solid-State Circuits, vol. 53, no. 1, pp. 309–321, Jan. 2018. doi: 10.1109/JSSC.2017.2737549.
- [14] C. Wang, T. Hanrahan, and M. Johnson, "High capacity closed-cycle 1 K cryocooler," *Cryogenics*, vol. 95, no. 1, pp. 64–68, Oct. 2018.
- [15] S. Krinner et al. (2018). "Engineering cryogenic setups for 100-qubit scale superconducting circuit systems." [Online]. Available: https://arxiv. org/abs/1806.07862
- [16] P. Andreani, X. Wang, L. Vandi, and A. Fard, "A study of phase noise in colpitts and LC-tank CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 40, no. 5, pp. 1107–1118, May 2005.
- [17] A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," *IEEE J. Solid-State Circuits*, vol. 33, no. 2, pp. 179–194, Feb. 1998.
- [18] Q. Huang, "Exact calculation of oscillation amplitude and predicting power consumption for CMOS colpitts oscillators," in *Proc. IEEE Int.* Symp. Circuits Syst. Inf. Age (ISCAS), vol. 2, Jun. 1997, pp. 1401–1404.
- [19] O. Momeni and E. Afshari, "High power terahertz and millimeter-wave oscillator design: A systematic approach," *IEEE J. Solid-State Circuits*, vol. 46, no. 3, pp. 583–597, Mar. 2011.
- [20] Y. Nakasha et al., "E-band 85-mW oscillator and 1.3-W amplifier ICs using 0.12 μm GaN HEMTs for millimeter-wave transceivers," in Proc. IEEE Compound Semiconductor Integr. Circuit Symp. (CSICS), Oct. 2010, pp. 1–4.

- [21] Y. Kwon and D. Pavlidis, "Large signal analysis and experimental characteristics of monolithic InP-based W-band HEMT oscillators," in *Proc. 21st Eur. Microw. Conf.*, vol. 1, Sep. 1991, pp. 161–166.
- [22] V. S. Kaper et al., "High-power monolithic AlGaN/GaN HEMT oscillator," IEEE J. Solid-State Circuits, vol. 38, no. 9, pp. 1457–1461, Sep. 2003.
- [23] P. Burasa, N. G. Constantin, and K. Wu, "Low-power injection-locked zero-IF self-oscillating mixer for high Gbit/s data-rate battery-free active μRFID tag at millimeter-wave frequencies in 65-nm CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 4, pp. 1055–1065, Apr. 2016.
- [24] S.-L. Jang and Y.-C. Lin, "Low-power three-path inductor class-C VCO without any dynamic bias circuit," *Electron. Lett.*, vol. 53, no. 17, pp. 1186–1188, Aug. 2017.
- [25] W.-S. Feng, C._I. Yeh, C.-M. Tsao, H.-H. Li, P. Chatterjee, and C.-H. Chen, "Low power design for RF circuits," in *Proc. Cross Strait Quad-Regional Radio Sci. Wireless Techn. Conf. (CSQRWC)*, vol. 1, Jul. 2011, pp. 657–660.
- [26] M. Motoyoshi, S. Kameda, and N. Suematsu, "57 GHz 130 μW CMOS millimeter-wave oscillator for ultra low power sensor node," in *Proc. 11th Global Symp. Millim. Waves (GSMM)*, May 2018, pp. 1–4.
- [27] S.-L. Jang and C.-F. Lee, "A low voltage and power LC VCO implemented with dynamic threshold voltage MOSFETs," *IEEE Microw. Wireless Compon. Lett.*, vol. 17, no. 5, pp. 376–378, May 2007.
- [28] D. Fathi and A. G. Nejad, "Ultra-low power, low phase noise 10 GHz LC VCO in the subthreshold regime," *Circuits Syst.*, vol. 4, no. 4, p. 350, Aug. 2013.
- [29] F. Yu, "A low-voltage and low-power 3-GHz CMOS LC VCO for S-band wireless applications," Wireless Pers. Commun., vol. 78, no. 2, pp. 905–914, Sep. 2014.
- [30] B. Li, Y. Zhai, B. Yang, T. Salter, M. Peckerar, and N. Goldsman, "Ultra low power phase detector and phase-locked loop designs and their application as a receiver," *Microelectron. J.*, vol. 42, no. 2, pp. 358–364, Feb. 2011.
- [31] W. Xiushan, W. Zhigong, L. Zhiqun, X. Jun, and L. Qing, "Design and realization of an ultra-low-power low-phase-noise CMOS LC-VCO," *J. Semicond.*, vol. 31, no. 8, Aug. 2010, Art. no. 085007.
- [32] S.-L. Jang, Y.-J. Su, K. J. Lin, and B.-J. Wang, "An 4.7 GHz low-power cross-coupled GaN HEMT oscillator," *Microw. Opt. Technol. Lett.*, vol. 60, no. 10, pp. 2442–2447, Oct. 2018.
- [33] A. Hollmann, D. Jirovec, M. Kucharski, D. Kissinger, G. Fischer, and L. R. Schreiber. (2018). "30 GHz-voltage controlled oscillator operating at 4 K." [Online]. Available: https://arxiv.org/abs/1804.09522
- [34] R. Kojouharov et al., "An X-band HEMT microwave oscillator stabilized with a Tl₂Ba₂CaCu₂O₈superconducting resonator," Supercond. Sci. Technol., vol. 10, no. 1, p. 71, Jan. 1997.
- [35] E. Vollmer and P. Gutmann, "X-band GaAs MESFET oscillator for cryogenic application at 4.2 K," *Electron. Lett.*, vol. 27, no. 24, pp. 2210–2211, Nov. 1991.
- [36] A. V. Matheoud et al., "Single-chip electron spin resonance detectors operating at 50 GHz, 92 GHz, and 146 GHz," J. Magn. Reson., vol. 278, pp. 113–121, May 2017.
- [37] J. Anders, A. Angerhofer, and G. Boero, "K-band single-chip electron spin resonance detector," J. Magn. Reson., vol. 217, pp. 19–26, Apr. 2012. [Online]. Available: http://www.sciencedirect.com/science/article/pii/S1090780712000602
- [38] G. Boero, G. Gualco, R. Lisowski, J. Anders, D. Suter, and J. Brugger, "Room temperature strong coupling between a microwave oscillator and an ensemble of electron spins," *J. Magn. Reson.*, vol. 231, pp. 133–140, Jun. 2013. [Online]. Available: http://www.sciencedirect.com/science/ article/pii/S1090780713000979
- [39] T. Yalcin and G. Boero, "Single-chip detector for electron spin resonance spectroscopy," Rev. Sci. Instrum., vol. 79, no. 9, 2008, Art. no. 094105.
- [40] G. Gualco, J. Anders, A. Sienkiewicz, S. Alberti, L. Forró, and G. Boero, "Cryogenic single-chip electron spin resonance detector," *J. Magn. Reson.*, vol. 247, pp. 96–103, Oct. 2014. [Online]. Available: http://www.sciencedirect.com/science/article/pii/S109078071400233X
- [41] A. V. Matheoud, N. Sahin, and G. Boero, "A single chip electron spin resonance detector based on a single high electron mobility transistor," *J. Magn. Reson.*, vol. 294, pp. 59–70, Sep. 2018.
- [42] B. Razavi, RF Microelectronics, vol. 2. Upper Saddle River, NJ, USA: Prentice-Hall, 1998.
- [43] V. J. Urick, K. J. Williams, and J. D. McKinney, Fundamentals of Microwave Photonics, vol. 1. Hoboken, NJ, USA: Wiley, 2015.
- [44] H. Nyquist, "Thermal agitation of electric charge in conductors," Phys. Rev., vol. 32, no. 1, pp. 110–113, Jul. 1928. doi: 10.1103/Phys-Rev.32.110.

- [45] A. A. Clerk, M. H. Devoret, S. M. Girvin, F. Marquardt, and R. J. Schoelkopf, "Introduction to quantum noise, measurement, and amplification," *Rev. Mod. Phys.*, vol. 82, no. 2, p. 1155, Apr. 2010.
- [46] A. R. Kerr, "Suggestions for revised definitions of noise quantities, including quantum effects," *IEEE Trans. Microw. Theory Techn.*, vol. 47, no. 3, pp. 325–329, Mar. 1999.
- [47] M. Castellanos-Beltran, K. D. Irwin, G. C. Hilton, L. R. Vale, and K. W. Lehnert, "Amplification and squeezing of quantum noise with a tunable Josephson metamaterial," *Nature Phys.*, vol. 4, no. 12, pp. 929–931, Dec. 2008.
- [48] L. B. Kish, G. A. Niklasson, and C. G. Granqvist, "Zero-point term and quantum effects in the Johnson noise of resistors: A critical appraisal," *J. Stat. Mech., Theory Exp.*, vol. 2016, no. 5, May 2016, Art. no. 054006.
- [49] C.-C. Chiong, H.-M. Chen, J.-C. Kao, H. Wang, and M.-T. Chen, "180–220 GHz MMIC amplifier using 70-nm GaAs MHEMT technology," in *Proc. IEEE Int. Symp. Radio-Freq. Integr. Technol. (RFIT)*, Aug. 2016, pp. 1–4.
- [50] F. M. Gardner, *Phaselock Techniques*, 3rd ed. Hoboken, NJ, USA, Wiley, 2005.
- [51] R. E. Best, Phase Locked Loops 6/e: Design, Simulation, and Applications, 6th ed. New York, NY, USA, McGraw-Hill, 2003.
- [52] P. Altuntas et al., "On the correlation between kink effect and effective mobility in InAIN/GaN HEMTs," in Proc. 9th Eur. Microw. Integr. Circuit Conf., Oct. 2014, pp. 88–91.
- [53] H. Shichman and D. A. Hodges, "Modeling and simulation of insulated-gate field-effect transistor switching circuits," *IEEE J. Solid-State Circuits*, vol. SSC-3, no. 3, pp. 285–289, Sep. 1968.
- [54] K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems. New York, NY, USA, McGraw-Hill, 1994.
- [55] P. Antognetti and G. Massabrio, Semiconductor Device Modeling With SPICE. New York, NY, USA: McGraw-Hill, 1990.
- [56] A. Ortiz-Conde, F. J. G. Sánchez, J. J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, "A review of recent MOSFET threshold voltage extraction methods," *Microelectron. Rel.*, vol. 42, nos. 4–5, pp. 583–596, Apr./May 2002.
- [57] R. M. Incandela, L. Song, H. Homulle, E. Charbon, A. Vladimirescu, and F. Sebastiano, "Characterization and compact modeling of nanometer CMOS transistors at deep-cryogenic temperatures," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 996–1006, Apr. 2018.
- [58] C.-H. Lin, W.-K. Wang, P.-C. Lin, C.-K. Lin, Y.-J. Chang, and Y.-J. Chan, "Transient pulsed analysis on GaN HEMTs at cryogenic temperatures," *IEEE Electron Device Lett.*, vol. 26, no. 10, pp. 710–712, Oct. 2005.
- [59] S.-H. Hong, G.-B. Choi, R.-H. Baek, H.-S. Kang, S.-W. Jung, and Y.-H. Jeong, "Low-temperature performance of nanoscale MOSFET for deep-space RF applications," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 775–777, Jul. 2008.
- [60] C.-S. Chang, H. R. Fetterman, and C. R. Viswanathan, "The characterization of high electron mobility transistors using Shubnikov-de Haas oscillations and geometrical magnetoresistance measurements," *J. Appl. Phys.*, vol. 66, no. 2, pp. 928–936, Jul. 1989.
- [61] R. S. Popovic, Hall Effect Devices: Magnetic Sensors and Characterization of Semiconductors. Bristol, U.K.: Adam-Hilger, 1991.
- [62] T. R. Jervis and E. F. Johnson, "Geometrical magnetoresistance and Hall mobility in Gunn effect devices," *Solid-State Electron.*, vol. 13, no. 2, pp. 181–189, Feb. 1970.
- [63] P. D. Dimitropoulos, P. M. Drljaca, R. S. Popovic, and P. Chatzinikolaou, "Horizontal Hall devices: A lumped-circuit model for EDA simulators," Sens. Actuators A, Phys., vols. 145–146, no. 1, pp. 161–175, Jul./Aug. 2008.
- [64] M. K. Mishra, R. K. Sharma, R. Manchanda, R. K. Bag, O. P. Thakur, and R. Muralidharan, "Comprehensive magnetotransport characterization of two dimensional electron gas in AlGaN/GaN high electron mobility transistor structures leading to the assessment of interface roughness," AIP Adv., vol. 4, no. 9, Sep. 2014, Art. no. 097124.
- [65] M. C. Arikan, A. Straw, and N. Balkan, "Warm electron energy loss in GaInAs/AlInAs high electron mobility transistor structures," *J. Appl. Phys.*, vol. 74, no. 10, pp. 6261–6265, Nov. 1993.
- [66] Z. Tan, C. Tan, L. Ma, G. T. Liu, L. Lu, and C. L. Yang, "Shubnikov-de Haas oscillations of a single layer graphene under dc current bias," *Phys. Rev. B, Condens. Matter*, vol. 84, no. 11, Sep. 2011, Art. no. 115429.
- [67] E. Tiras, O. Celik, S. Mutlu, S. Ardali, S. B. Lisesivdin, and E. Ozbay, "Temperature dependent energy relaxation time in AlGaN/AlN/GaN heterostructures," *Superlattices Microstruct.*, vol. 51, no. 6, pp. 733–744, Jun. 2012.

- [68] J. P. Campbell, K. P. Cheung, L. C. Yu, J. S. Suehle, A. Oates, and K. Sheng, "Geometric magnetoresistance mobility extraction in highly scaled transistors," *IEEE Electron Device Lett.*, vol. 32, no. 1, pp. 75–77, Jan. 2011.
- [69] P. G. M. Baltus et al., "A 3.5-mW, 2.5-GHz diversity receiver and a 1.2-mW, 3.6-GHz VCO in silicon on anything," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 2074–2079, Dec. 1998.
- [70] J. Anders, M. Ortmanns, and G. Boero, "Noise in frequency-sensitive ESR detectors," *IFAC Proc. Volumes*, vol. 45, no. 2, pp. 451–456, Jan. 2012.
- [71] G. Gualco, M. Grisi, and G. Boero, "Frequency jumps in single chip microwave LC oscillators," *Appl. Phys. Lett.*, vol. 105, no. 24, Dec. 2014, Art. no. 242102.
- [72] Z.-Y. Yang and R. Y. Chen, "High-performance low-cost dual 15 GHz/30 GHz CMOS LC voltage-controlled oscillator," *IEEE Microw. Wireless Compon. Lett.*, vol. 26, no. 9, pp. 714–716, Sep. 2016.
- [73] S.-L. Liu, K.-H. Chen, and A. Chin, "A dual-resonant mode 10/22-GHz VCO with a novel inductive switching approach," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 7, pp. 2165–2177, Jul. 2012.
- [74] S. Li, F. You, S. He, and Y. Lin, "Optimal design of a wideband 10 GHz LC-VCO with small KVCovariation in 0.13 μm GSMC CMOS process," in *Proc. Int. Conf. Electron. Technol. (ICET)*, May 2018, pp. 15–18.
- [75] T. Drechsel, N. Joram, and F. Ellinger, "A 6.5 to 15.1 GHz ultrawideband SiGe LC VCO with 80% continuous tuning range," in *Proc. Eur. Conf. Circuit Theory Design (ECCTD)*, Sep. 2017, pp. 1–4.
- [76] U. Vool and M. Devoret, "Introduction to quantum electromagnetic circuits," *Int. J. Circuit Theory Appl.*, vol. 45, no. 7, pp. 897–934, Jul. 2017.
- [77] X. Gu, A. F. Kockum, A. Miranowicz, Y. X. Liu, and F. Nori, "Microwave photonics with superconducting quantum circuits," *Phys. Rep.*, vols. 718–719, pp. 1–102, Nov. 2017.



Alessandro V. Matheoud received the M.S. degree in electronics engineering from the Polytechnic of Turin, Turin, Italy, in 2012.

Since 2014, he has been a Doctoral Assistant with the Microsystems and Microelectronics Department, École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland. His current research interests include analog/mixed/RF integrated circuits design for electron spin resonance (ESR) applications.



Nergiz Sahin Solmaz received the B.S. and M.S. degrees in electronics engineering from Istanbul Technical University, Istanbul, Turkey, in 2014 and 2017, respectively.

She was a Research Assistant with Istanbul Technical University, from 2015 to 2018. Since 2018, she has been a Doctoral Assistant with the Microsystems and Microelectronics Department, École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland. Her current research interests include analog/mixed/RF integrated circuits

design for electron spin resonance (ESR) applications.



Giovanni Boero received the Diploma degree in physics from the University of Genoa, Genoa, Italy, in 1994, and the Ph.D. degree from the École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland, in 2000.

From 1994 to 1996, he was involved in clusterized gas beams for particle physics experiments at the Fermi National Accelerator Laboratory, Batavia, IL, USA, and at CERN, Geneva, Switzerland. Since 1996, he has been with EPFL, where he obtained the title of Maître d'enseignement et de recherche

in 2012. His current research interests include nuclear magnetic resonance (NMR), electron spin resonance (ESR), and ferromagnetic resonance (FMR) spectroscopy of subnanoliter samples, RF and microwave integrated electronics, and magnetic sensors.