Subthreshold Logic for Low-Area and Energy Efficient True Random Number Generator

This paper discusses the advantages of subthreshold logic for True Random Number Generators (TRNG). In this work, the entropy is modeled, and a lower bound of Shannon's entropy per output bit can quickly be estimated. Thanks to this model, sizing TRNGs in subthreshold logic is quite simple and defining design guidelines for low-energy and low-area TRNGs is straightforward. A TRNG in 180nm CMOS technology has been designed, demonstrating low complexity (305 gates) and energy efficacy (30pJ/bit) at 0.5 Kbit/s.


Publié dans:
Proceedings 2018 Ieee Symposium In Low-Power And High-Speed Chips (Cool Chips)
Présenté à:
IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS), Yokohama, JAPAN, Apr 18-20, 2018
Année
Jan 01 2018
Publisher:
New York, IEEE
ISSN:
2473-4683
ISBN:
978-1-5386-6103-1
Mots-clefs:




 Notice créée le 2019-01-23, modifiée le 2019-12-05


Évaluer ce document:

Rate this document:
1
2
3
 
(Pas encore évalué)