Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Resistive Switching Memory Architecture Based on Polarity Controllable Selectors
 
research article

Resistive Switching Memory Architecture Based on Polarity Controllable Selectors

Levisse, Alexandre Sébastien Julien  
•
Gaillardon, Pierre-Emmanuel Julien Marc  
•
Giraud, Bastien
Show more
December 21, 2018
IEEE Transactions on Nanotechnology

With the continuous scaling of CMOS technology, integrating an embedded high-density non-volatile memory appears to be more and more costly and technologically challenging. Beyond floating-gate memory technologies, bipolar resistive random access memories (RRAM) appear to be one of the most promising technologies. However, when organized in 1 or 2-transistor 1-RRAM (1T1R, 2T1R) architectures, they suffer from large bitcell area, degraded performance, and reliability issue during reset operation. The association of multiple-independent-gate polarity controllable transistors (PCT) with RRAM overcomes these drawbacks while providing a dense structure. In this paper, we present two innovative PCT-based bitcells and propose an extensive study of their functionality, physical design considerations, and performances in read and write operations compared to CMOS-based 1T1R and 2T1R bitcells. The proposed bitcells outperform the performances of 1T1R and 2T1R bitcells in reset (5× to 105× speed improvement) and are competitive in term of area (1.35× to 2.6× area reduction versus 2T1R) and avoid gate overdrive (1.2 V versus more than 2 V in 1T1R bitcells), thus reducing selector reliability concerns. We also propose an innovative programming strategy that takes advantage of the PCT polarity control and enables 500× improvement in reset performance. Finally, the proposed bitcells perform 15%–67% faster than CMOS bitcells in read.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

postprint.pdf

Type

Postprint

Version

http://purl.org/coar/version/c_ab4af688f83e57aa

Access type

openaccess

Size

1.75 MB

Format

Adobe PDF

Checksum (MD5)

1fc4a21da07220a0b9f0441d14c9b65c

Loading...
Thumbnail Image
Name

last_edited_version.pdf

Access type

openaccess

Size

1.75 MB

Format

Adobe PDF

Checksum (MD5)

1fc4a21da07220a0b9f0441d14c9b65c

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés