Achieving Protection Selectivity in DC Shipboard Power Systems Employing Additional Bus Capacitance

S. Kim, D. Dujic, and S. Kim
Achieving protection selectivity in DC shipboard power systems employing additional bus capacitance

Seongil Kim, Drazen Dujic
Power Electronics Laboratory - PEL
École Polytechnique Fédérale de Lausanne - EPFL
Station 11, CH-1015 Lausanne, Switzerland
seongil.kim@epfl.ch, drazen.dujic@epfl.ch

Soo-Nam Kim
Power Control Research Department
Hyundai Electric & Energy Systems Co., Ltd.
Yongin, Republic of Korea
kimsooam@hyundai-electric.com

Abstract—With the implementation of energy efficiency regulations for all ships, DC shipboard power systems (SPS) have attracted much attention from the shipbuilding industry due to their advantages in fuel savings with variable speed engines and the closed bus-tie operation for dynamic positioning vessels. However, DC protection coordination is one of the main obstacles to employ DC power systems into ship power networks. Because, in the DC SPSs, fast fault clearing, e.g., several milliseconds, is necessary to avoid the failure of power converters which have much lower short-circuit withstand capabilities than conventional AC electrical equipment, e.g., generators, transformers and cables. This paper presents a comprehensive analysis of voltage drops and fault clearing time to achieve protection selectivity for centralized and distributed DC SPSs. Furthermore, impacts of additional bus capacitance, which is combined with the existing DC SPSs, are analysed in terms of the protection selectivity. The results show that employing the additional bus capacitance has great advantages in a bus protection by mitigating the voltage drop at the unfaulted bus and a feeder protection by providing the selectivity between the faulty and the adjacent feeders.

Index Terms—Protection Coordination, Shipboard Power Systems, DC Micro Grids, Selectivity, Bus-Tie Breaker, Fuse

I. INTRODUCTION

One of the main issues in the shipbuilding industry is to comply with energy efficiency regulations by the International Maritime Organization like the Energy Efficiency Design Index and the Ship Energy Efficiency Management Plan [1]. A promising solution to achieve high efficient ships is the DC SPSs, as shown in Fig. 1, with its main benefits in the marine domain. The DC SPSs can reduce the fuel consumption up to 20% by employing variable speed engines compared to fixed speed engines which are applied to keep constant power frequency (50 or 60 Hz) [2]. In addition, the closed bus-tie operation for dynamic positioning vessels is available with the DC distribution systems and it can improve the energy efficiency by reducing the number of engines in service [3].

This new concept of power systems comes with technical challenges in the protection coordination due to very low thermal withstand capability of semiconductors and different fault characteristics compared to AC power systems [4]. The DC SPSs proposed in [2], [3] have three level protections in common: first level - bus protection with solid-state circuit breakers (10 – 40 µs), second level - feeder protection with high speed fuses (0.2 – 1 ms) and third level - generator and rectifier fault control (0.003 – 10 s), e.g., excitation removal for a diode rectifier [5] and fold-back fault control for a thyristor rectifier [6]. While the bus and feeder protections are investigated in [6], there are still huge technology gaps which need to be examined in many aspects of the system protection.

This paper presents a comprehensive analysis of voltage drops for the bus protection and fault clearing time for the feeder protection depending on the system topology. The influence of the bus capacitance, which is combined with the existing DC SPSs (the centralised and distributed systems) as depicted in Fig. 1, is investigated in terms of the protection selectivity. In section II, the modelling of the DC SPS in Fig. 1 and analysis conditions are described. The analytical expression and the sensitivity analysis of a DC fault are presented in section III. In the same section, the required minimum values of the system inductance are discussed for the bus protection in four different SPSs considered in this study. The section IV deals with the feeder protection in terms of the capacitance value and the selectivity. The last section summaries the findings and the main results.
II. DC SPS Modelling

There are two design philosophies to employ the DC distribution systems into the DC SPSs: centralised and distributed approaches. The main difference comes from ways to connect different equipment, e.g., generator-rectifier, rectifier-DC bus, DC bus-inverter and inverter-load. The centralised system uses AC cables to connect generator-rectifier and inverter-load. All DC parts, e.g., rectifiers, inverters, isolators and bus-tie breakers, are connected to the DC bus through metallic busbars in the cabinet. On the other hand, DC cables are mainly used to integrate the converters into the DC bus in the distributed system. The distributed system allows for installing the power converters next to the machines and can achieve higher energy efficiency by using the DC cables which have lower power losses than those of the AC cables.

Due to fast discharging characteristics of capacitors, an initial transient current during a DC fault (DC pole-to-pole fault) is mainly contributed by the DC link capacitors which are applied to the power converters. By neglecting the fault current contribution from the AC generator, the centralised DC SPS (T1) during the fault can be modelled as series R-L-C circuits in parallel connected via busbar inductance, as shown in Fig. 2a. In case of the distributed system (T3), series resistance and inductance of the DC cable plays an important role in terms of initial fault current amplitude and its rate of change. Therefore, an equivalent circuit in Fig. 2c is used to conduct a study for the distributed system. Capacitance of the DC cable is neglected because the value of the capacitance is much smaller than that of the DC link capacitor. The equivalent circuits for both two systems (T1 and T3) with the bus capacitors are depicted in Fig. 2b (T2) and 2d (T4), respectively. T2 and T4 are the main elements of the study presented in the paper. ESR and ESL in Fig. 2 are equivalent series resistance and inductance of the capacitor.

The system parameters used for the study are provided in Table I, where $R_F$ is the fault resistance. Three considered ship operation modes are presented in Table II with their electric load matrix: OM1 - dynamic positioning (the maximum load condition), OM2 - port in/out (the medium load condition) and OM3 - sailing (the minimum load condition).

**Table I**

<table>
<thead>
<tr>
<th>System Parameters Used for the Study</th>
<th>$V_{DC}$</th>
<th>$L_{bus}$</th>
<th>$L_{bus_tie}$</th>
<th>$R_{bus}$</th>
<th>$L_{cable}$</th>
<th>$R_{cable}$</th>
<th>$E_{SR}$</th>
<th>$E_{ESL}$</th>
<th>$R_F$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1kV</td>
<td>1H</td>
<td>1H</td>
<td>100mH</td>
<td>0.284mH/km</td>
<td>58mΩ</td>
<td>25m</td>
<td>58mΩ</td>
<td>1mΩ</td>
</tr>
</tbody>
</table>

*Single cable parameters. Several cables in parallel are used depending on current ratings.

*Data for a capacitor with 1kV and 5mF. Several capacitors in parallel are used depending on capacitor ratings.

**Table II**

<table>
<thead>
<tr>
<th>Electric Load</th>
<th>Operation Mode</th>
<th>OMI</th>
<th>OM2</th>
<th>OM3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gen1 (G1)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Gen2 (G2)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Hotel Load (HL)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Large Motor (LM)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Thruster Motor (TM)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Thruster Motor (TM)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Large Motor (LM)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Hotel Load (HL)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Gen2 (G2)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Gen1 (G1)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

*In service.
III. BUS PROTECTION

When the fault current reaches the threshold value, the bus-tie breaker, which is based on solid-state technology to achieve ultra-fast interrupting time, rapidly interrupts the fault current, and then a voltage at the healthy bus is ramped up to be back to normal. It means that the minimum remaining voltage at the healthy bus has to be higher than any undervoltage trip conditions of the load converters during the period of fault clearing time.

A. Influence of DC Inductance

The inductance between the faulty and healthy parts plays an important role to mitigate the voltage drop at the healthy bus with its opposing characteristics in an abrupt current change. Without this inductance, all DC buses might suffer a huge voltage drop from the DC fault and it might disconnect all electric sources and loads from the buses.

An initial current of the DC fault is mainly contributed by the capacitors installed at the DC pole-to-pole because the capacitors have much faster response than the AC generators. Therefore, an equivalent circuit of the DC fault in the initial phase of the fault can be simplified as a series R-L-C circuit, as illustrated in Fig. 3. The analytical expression for the DC fault circuit (Fig. 3) with underdamped condition is:

\[
\begin{align*}
    i_f(t) &= \frac{V_{DC0}}{\omega_d L_{eq}} e^{-\alpha t} \sin\omega_d t \\
    &+ \frac{\omega_0}{\omega_d} i_{DC0} e^{-\alpha t} \sin(\omega_d t + \beta)
\end{align*}
\]  

(1)

where \( \alpha = R_{eq}/L_{eq}, \omega_0 = 1/\sqrt{L_{eq}C_{eq}}, \omega_d = \sqrt{\omega_0^2 - \alpha^2} \) and \( \beta = \arctan(\omega_d/\alpha) \).

With the assumption of \( i_{DC0} = 0 \), the remaining voltage of the capacitor in pu can be calculated as:

\[
\frac{\Delta V}{V_{DC0}} = e^{-\alpha t} \cos\omega_d t
\]

(2)

Fig. 4 shows the sensitivity analysis in the remaining voltage of the DC capacitor depending on the values of the capacitor and the inductor by using Eq. (2). Note that \( R_{eq} = 1 \text{m} \Omega \) and \( t = 1 \text{ms} \) are used for the voltage drop analysis in this section. It is seen that high values of the capacitance mitigate the voltage drops of the DC capacitor by decreasing the dynamic coupling between the two buses. In addition, the DC inductance has more impacts on the voltage drop than the DC capacitance. The DC inductance with “several tens of microhenries” has similar effects on the remaining voltages from the DC capacitance with “several tens of millifarads” under the study condition.

B. Comparison of DC SPSs

As aforementioned, the certain value of the system inductance is necessary to maintain the bus voltage of the healthy part. The required inductance values are different for each system topology. The distributed system (T3) has much higher inductance than the centralised system (T1) due to the DC cable. The circuit conditions, e.g., operation modes and fault locations, also give a huge impact on the voltage drop.

![Fig. 4: Sensitivity analysis in remaining voltage of DC capacitor. \( R_{eq} = 1 \text{m} \Omega \) and \( t = 1 \text{ms} \) are used for the analysis. High remaining voltages of the DC capacitor imply its low voltage drops.](image-url)

![Fig. 5: Remaining voltage of healthy bus at 1 ms after fault by SPS types, operation modes and fault locations.](image-url)
A. Influence of DC Capacitance

The centralised system (T1) shows faster fault clearing time than the distributed system (T3) for the same fault in Fig. 7. In case of “C = 100 %“, the total clearing times are about 0.45 – 0.65 ms for T1 and about 1.5 – 2.0 ms for T3 under the

![Fig. 6: Required inductance values to keep remaining healthy bus voltage with 0.8 pu for the four DC SPSs.](image)

With the equivalent circuits in Fig. 2, the system parameters in Table I and the operation modes in Table II, the voltage drop analyses are carried out and the results are shown in Fig. 5. It is observed that the centralised system (T1) has higher voltage drops than the distributed system (T3) for all operation modes. Among the operation modes, the fault at the thruster motor feeder (F_TM) develops the maximum voltage drop for the four systems considered in the study. When the additional bus capacitors with 100 mF, as indicated in Table I, are installed at the buses, the voltage drops of both systems (T2 and T4) are improved and mitigated, compared to those of the centralised and the distributed systems without the bus capacitors (T1 and T3).

In order to ensure the reliable system design, the DC SPS has to be continuously operated under the worst scenario. In Fig. 5, the port in/out mode (OM2) with the fault at the thruster motor feeder (F_TM) is the worst case. Therefore, with this condition, the required minimum inductance for each system is analysed and presented in Fig. 6. To keep the voltage of 0.8 pu (chosen for the under voltage condition) at 1 ms after the fault, the system inductance of 3 – 30 µH is needed depending on the system topology. Due to lack of the system inductance in the centralised system, higher values of the inductance should be installed at the center of the bus-tie breaker ($L_{bus\_tie}$ in Fig. 2). Alternatively, by installing the bus capacitors, the required values of the inductance can be minimised. Furthermore, it can increase the system stability because high system capacitance supports the system stability, while high system inductance might cause the instability issues depending on the system condition and converter type [7].

IV. FEEDER PROTECTION

After the bus protection, the high speed fuse (or semiconductor fuse) isolates the faulty feeder by melting its elements within several hundreds of microseconds. In the DC SPSs, the system capacitance is the main energy source to blow up the fuse and its value is related to the total clearing time of the fuse, which is the total time taken by a fuse to clear a fault. Therefore, the influence of the DC capacitance and the issues on the feeder selectivity are investigated.

![Fig. 7: Time-current curves depending on different capacitor values for the DC SPSs: (a) centralised system (T1) and (b) distributed system (T3). “C = 50 %” is the half of the capacitance values in Table I and “C = 200 %” means the twice of those in Table I.](image)
selected fuses (Fuse 1, 2 and 3). For T3, the time coordination between the feeder protection (the second protection) and the generator-rectifier fault control (the third protection) is hard to implement with these total clearing times. Because the time margin between the two protections needed to increase the protection reliability is not enough, when the operation time of the third protection and the short-circuit capability of semiconductors are considered. Furthermore, it is seen for both systems (T1 and T3) that the higher value of the capacitance ("C = 200 %") increases the current amplitude as well as the fault energy. However, the DC SPSSs with high capacitance ("C = 200 %") have slow rising response of the prospective...
current and provide the delayed fault clearing time compared to the lower capacitance case ("C = 50\%"). Note that the total clearing ratings (total clearing $I^2t$) of the fuses considered are assumed as specific values and the total clearing characteristics are drawn by these specific total clearing ratings ($I^2t$) to simplify the analysis in this section.

B. Feeder Selectivity and Sensitivity

There are two important technical aspects in the system protection: selectivity and sensitivity. The selectivity means that the fuse connected on the faulted feeder has to clear the fault without the pre-arcing of the fuses connected on other feeders. On the other hand, the sensitivity implies that the fuse on the faulted feeder has to clear the faults for the maximum fault condition as well as the minimum fault condition. The system protection by use of the fuse must be designed with the consideration of these aspects. Therefore, the analysis of the selectivity and the sensitivity of the feeder protection are conducted for the four systems and the time-current curves for these analyses are shown in Fig. 8.

For the centralised system (T1) in Fig. 8a, while the Fuse 2 and 3 provide the selectivity between the fuse on the LM feeder (faulty feeder) and the fuse on the TM feeder (healthy feeder and having the same fuse/current rating with the LM feeder), the sensitivity cannot be achieved for OM1 and OM3 due to the low current amplitude and the fault energy under OM3. This sensitivity issue is also observed for the distributed system (T3) in Fig. 8c. The sensitivity issue comes from the fact that the fault energy passing through the fuse on the TM feeder is only provided by the capacitor of the hotel load ($C_{HL}$) for OM3. The fault energy from $C_{HL}$ is not sufficient to blow up the fuse on the large motor because the value of $C_{HL}$ chosen in this study is one-third of the capacitor for the large motor ($C_{LM}$) shown in Table I.

In the two systems (T2 and T4), the bus capacitor of 100 mF directly contributes the additional fault energy passing through the fuse on the faulty feeder under any fault conditions, as shown in Fig. 8b and 8d. In addition, from the comparison of the cases with (T2 and T4) and without (T1 and T3) the bus capacitor, it is observed that the bus capacitor reduces the rate of rise and the maximum value of the current passing through the fuse on the healthy feeder (TM feeder). With these capacitors, the sensitivity issue can be resolved.

In Fig. 8b, the selectivity between the LM feeder and the TM feeder is achievable with the Fuse 1 and 2 for T2. In case of the Fuse 3, there is no time margin between the total clearing time of the LM feeder for OM1 and the pre-arcing time of the TM feeder for OM1. The benefit of the additional bus capacitance is more significant for the distributed system with the bus capacitors (T4). As shown in Fig. 8d, the current amplitude of the TM feeder is clearly smaller than that of the LM feeder for OM1 and OM3. It means that faster fault clearing for T4 is available if higher value of the bus capacitor than the value of $C_{bus}$ considered in this study is applied to T4.

V. CONCLUSION

This paper has presented the selectivity for the bus and feeder protections in the DC SPSS. It has been demonstrated that the installation of the additional bus capacitors gives a big benefit for the protection selectivity, although it slightly increases the electrical installation cost. With the modelling for the four DC SPSSs, the roles of the system inductance and capacitance have also been investigated.

High values of the DC capacitance and the DC inductance are effective to mitigate the voltage drop of the healthy bus. Especially, the inductance value plays a more important role than the capacitance value in the bus protection. Due to lack of the system inductance, the centralised system shows the higher voltage drops compared to the distributed system. The proposed system topology, by combining the existing DC SPSSs (the centralised and distributed systems) with the bus capacitors, improves the selectivity for the bus protection by mitigating the voltage drop.

For the feeder protection based on the fuse technology, the centralised system provides much faster fault clearing time compared to the distributed system. While higher value of the capacitance supplies the high fault energy, it takes more time to clear the fault. The fuse coordination is not available in terms of the selectivity and the sensitivity for the existing centralised and distributed systems. The additional bus capacitance provides excellent performances in the protection selectivity by directly contributing the additional energy to the fuse on the faulted feeder under any conditions.

ACKNOWLEDGEMENT

This work has been supported by Hyundai Electric & Energy Systems Co., Ltd., Republic of Korea. The authors thank Dr. de Palma, Mersen VP R&D and innovation for technical comments on high speed fuses.

REFERENCES


