Clock Jitter Compensation in High-Rate ADC Circuits

Clock timing jitter refers to random perturbations in the sampling time in analog-to-digital converters (ADCs). The perturbations are caused by circuit imperfections in the sampling clock. This paper analyzes the effect of sampling clock jitter on the acquired samples in the midst of random noise. We propose low-complexity digital signal processing methods for estimating the jitter in real-time for direct downconversion receivers at high sampling rates. We also propose adaptive compensation methods for the jitter and analyze the performance of the proposed techniques in some detail as well as through simulations.


Published in:
IEEE Transactions on Signal Processing, 60, 11, 5738-5753
Year:
2012
Publisher:
IEEE
ISSN:
1941-0476
Laboratories:




 Record created 2017-12-19, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)