Combining Structural and Timing Errors in Overclocked Inexact Speculative Adders

Worst-case design is used in IoT devices and high performance data centers to ensure reliability, leading to a power efficiency loss. Recently, approximate computing has been proposed to trade off accuracy for efficiency. In this paper, we use Inexact Speculative Adders, which redesign the adder architecture to shorten its critical path and improve performance, but introduces controlled structural errors. On the other hand, overclocking is used to reduce conservative timing guardbands but could normally introduce catastrophic timing errors, we thus apply a supervised learning model to overclock speculative adders and predict their timing errors. We build a methodology to combine both structural and timing errors and analyze how they interplay with each other to limit the overal errors.


Published in:
Proceedings Of The 2017 Design, Automation & Test In Europe Conference & Exhibition (Date), 482-487
Presented at:
2017 IEEE Design, Automation and Test in Europe Conference and Exhibition (DATE)
Year:
2017
Publisher:
New York, Ieee
ISSN:
1530-1591
ISBN:
978-3-9815370-9-3
Keywords:
Laboratories:




 Record created 2017-04-27, last modified 2018-09-20

Fulltext:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)