An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio-Signal Processing

Rubén Braojos, David Atienza
Embedded Systems Laboratory, École Polytechnique de Lausanne
Switzerland

Abstract—Healthcare delivery is evolving towards new Wireless Body Sensor Nodes (WBSN), which are miniaturized devices able to acquire, process and transmit subjects’ bio-signals in real time within a tiny energy budget. Recent efforts on AD converters and transmission schemes have enabled a major power consumption reduction of these components, thus leaving the embedded processing stage as the dominant power-hungry component. In this context, new multi-core architectures designed with smaller CMOS devices and aggressive voltage scaling greatly improve the energy efficiency of WBSNs, but originate reliability operation concerns. In this work we present a novel WBSN architecture equipped with a completely re-designed memory subsystem (including a low-voltage low-latency non-volatile partition), which operates in combination with an advanced code synchronization management to reduce the platform power consumption by up to 82%.

I. INTRODUCTION AND MOTIVATION

ONGOING lifestyle changes are increasing the prevalence of chronic disorders, which are now the major sources of death worldwide [1]. These ailments require extensive monitoring, which represent a major financial burden for healthcare providers. Wireless Body Sensor Nodes (WBSNs) can lower these costs by allowing to acquire and analyze the bio-signals of patients even outside of a hospital environment and with little intervention from the medical staff. These devices must autonomously sense, process and wirelessly transmit body signals (such as electrocardiograms) for extended periods of time, while relying on small batteries. Thus, energy-efficiency (from acquisition to transmission) is fundamental for their ubiquitous use.

With the reduction of the energy required by signal transmission, the efficient implementation of the digital signal processing (DSP) stage is key in order to minimize the power consumption of WBSNs. As shown in Fig. 1, most of the power dissipated by these devices is due to the processing of the acquired samples. In fact, the leakage power dominates the consumption of the overall system, which, based on our analysis, reaches up to 86% of the power devoted for DSP. To overcome this problem, voltage-frequency scaling has been proposed [2] [3], but aggressive reduction of supply voltage is unfeasible under certain levels and leads to undesired memory and logic reliability issues.

In this context, herein we proposed a novel WBSN architecture equipping a completely re-designed 2-level memory subsystem, which combines low-voltage, low-latency non-volatile memories (NVMs) with tiny volatile banks, to obtain superior energy-efficiency while meeting real-time constraints.

II. PROPOSED ARCHITECTURE

Typical bio-signal processing architectures based on volatile memories are designed to minimize the idle time by employing the lowest possible supply voltage and a clock frequency that allows to barely meet real time constraints [4] [2]. Conversely, our NVM-based architecture performs short computing bursts at a higher frequency in order to minimize active time. In this way, during long idle periods the full digital architecture can be power gated, while new samples are acquired in what we term “deep-sleep sensing”. This strategy is possible thanks to the availability of persistent memory provided by the NVM.

The proposed architecture, depicted in Fig. 2, is similar to the one introduced by in [3]. It features eight low-power RISC cores interfaced to 16 data memory banks and 8 instruction memory banks. The cores have access to the memory banks through a logarithmic interconnect [5], that provides single-cycle read/write operations and perform arbitration in case of conflict among several memory requests.

![Fig. 1. Power consumption breakdown on a WBSN executing a multi-channel biosignal processing application.](image1)

![Fig. 2. Proposed multi-core architecture featuring the 2-level memory subsystem consisting on a low-latency large NVM partition and a set of small instruction and data page buffers (I-PBs, D-PBs respectively).](image2)
non-volatile partitions, low-voltage STTRAM [6] structures have been used as they significantly reduce the access energy with respect to standard solutions, such as FLASH-based NVMs.

In addition, the architecture supports advanced code synchronization [3] to manage efficient core-to-core notifications and single-instruction-multiple-data (SIMD) code execution. SIMD increases the efficiency when the same algorithm is applied on multiple streams, by dramatically reducing the instruction memory accesses [2]. A hardware synchronizer unit (see Fig. 2) orchestrates the run-time behavior of the system keeping track of data-dependent branches and producer-consumer relationships among cores [3]. This unit has been extended to manage the system transitions to and from deep-sleep sensing and to stall cores that experience a miss in the data or instruction buffers. Finally, the decision of issuing a page transfer is taken by a lightweight memory management unit (MMU) first making the translation between the address of a request and the location of the corresponding page, and second loading the corresponding page, if it is not available, evicting an existing one if needed.

### III. EXPERIMENTAL SET-UP

We comparatively evaluate the proposed architecture (hereafter TARGET) against the state-of-the-art SRAM-based WBSN architecture proposed in [3] (hereafter SOA). To this end, we performed a full physical design (through place and routing) of the system components using a 28nm process design kit (PDK) (1.0V VDD) to extract area, power and performance characteristics setting the operating frequency of the TARGET architecture to 20MHz. The obtained parameters were used to back-annotate a SystemC simulator of the architectures with which we extracted all the necessary run-time statistics for our study. We employed 4 representative benchmarks from the field of embedded electrocardiogram processing [7] [8]:

- **8L-CS**: Lossy compression of 8 ECG channels.
- **3L-MF**: Morphological filtering of 3 ECG channels.
- **3L-MMD**: Multi-scale Morphological Derivate delineation of a multi-channel ECG signal.
- **RP-CLASS**: Selective multi-channel ECG delineation based on a heartbeat classifier.

Table 1: Runtime metrics of the analyzed benchmarks using 8-word instruction and 8-word data page buffers

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>8L-CS</th>
<th>3L-MF</th>
<th>3L-MMD</th>
<th>RP-CLASS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Active time (%)</strong></td>
<td>5.5</td>
<td>4.7</td>
<td>8.2</td>
<td>7.0</td>
</tr>
<tr>
<td><strong>Page exchange (%)</strong></td>
<td>2.3</td>
<td>5.4</td>
<td>4.3</td>
<td>5.8</td>
</tr>
<tr>
<td><strong>Processing (%)</strong></td>
<td>97.7</td>
<td>94.6</td>
<td>95.7</td>
<td>94.2</td>
</tr>
<tr>
<td><strong>Deep-sleep Sensing (%)</strong></td>
<td>94.5</td>
<td>95.3</td>
<td>91.8</td>
<td>93.0</td>
</tr>
</tbody>
</table>

### IV. RESULTS

First, we explored the configuration of the NVM-based memory subsystem of our architecture (TARGET) to determine the optimal sizes of page buffers, which result to be 8 words each. Even though small page buffers induce an increase in the amount of page transfers, the exchange timing overhead remains below 6% as shown in Table 1. The table also shows that the platform can meet the required real-time constraints while allowing for long deep-sleep sensing periods (>90%). Such amount of inactivity leads to a considerable decrease of the platform power consumption as depicted by Fig 3. As a result, the proposed TARGET architecture can obtain up to 82% reduction (3L-MF) with respect to the SOA architecture.

![Fig. 3. Average power consumption (in µW) of the TARGET and SOA architectures for the studied benchmarks.](image)

Finally, area-wise, the novel 2-level memory subsystem is more compact than a traditional SRAM-based structure. However, as depicted in Fig. 4, the routing of the latch-based page buffers incurs in a non-negligible area overhead, increasing the footprint of TARGET by 1.27x with respect to the SOA architecture.

![Fig. 4. Area breakdown (in mm²) of the TARGET and SOA architectures.](image)

### V. CONCLUSIONS

In this paper we have proposed a novel WBSN architecture featuring a completely re-designed 2-level NVM-based memory subsystem that allows for new power management strategies resulting in up to 82% power savings with respect to state-of-the-art alternatives. Moreover, the new memory design of this architecture enables further benefits by capitalizing on new nanoscale manufacturing technologies, but this is out of the scope of this paper. We refer to the interested reader to [9] for more details.

### ACKNOWLEDGMENTS

The authors would like to thank G. Ansaloni (from USI Lugano) and T. Wu, M. Sabry and S. Mitra (from Stanford University) for their insights and support in the architecture and used NVM technology.

### REFERENCES


