

# Improved electrical and thermal performances in nanostructured GaN devices

(Invited Paper)

Jun Ma and Elison Matioli

Power and Wide-band-gap Electronics Research Laboratory (POWERlab)  
Ecole polytechnique fédérale de Lausanne (EPFL)  
CH-1015 Lausanne, Switzerland  
Email: elison.matioli@epfl.ch

**Abstract**—Electrical and thermal performances were enhanced for AlGaIn/GaN Schottky barrier diodes (SBDs) using a nanostructured anode technology. The fabricated SBDs presented small turn-on voltage of 0.95 V, large output current density over 1 A/mm, low reverse leakage current below 1 nA/mm and diminished self-heating. Additionally, the nanostructured electrode greatly reduced the thermal resistance of the device by about 50% and hence improved the thermal performance of GaN SBDs as well as transistors. Furthermore, geometry of the nanostructured electrode had a large impact on device performance, which was presented and analyzed in this work.

**Keywords**— GaN; nanostructure; Schottky diode; HEMT; heat dissipation

## I. INTRODUCTION

The efficiency of power management systems have shown impressive improvements with silicon technology, which is however asymptotically approaching its limits. For future compact and efficient power electronics, GaN is highly desirable since it offers superior material properties such as large band-gap, high electron saturation velocity and high breakdown field strength [1,2]. Furthermore, GaN heterostructures present high-density two-dimensional electron gas (2DEG) with mobility over 2000 cm<sup>2</sup>/V·s, which enables power electronics with simultaneously fast switching, high blocking voltage and large power density.

GaN SBDs are an important component in several topologies of power converters. In this case, small turn-on voltage ( $V_{on}$ ), small reverse leakage current ( $I_R$ ) as well as small series inductance are required for the SBD to reduce operating

loss. AlGaIn/GaN lateral SBDs are therefore very promising since it can be easily monolithically integrated with AlGaIn/GaN HEMTs and greatly reduces the series inductance. However, conventional AlGaIn/GaN lateral SBDs suffer from large  $V_{on}$  and  $I_R$ . Besides that, thermal management is another important issue for power devices. The relatively poor thermal conductivity of GaN causes issues like self-heating and thermal instabilities, which greatly degrade the performance, efficiency and reliability of the device. To pave the path for future high-efficiency and compact GaN-based power devices, both enhancement in electrical and thermal performances of the devices are necessary.

Great effort has been devoted to overcome these challenges but simultaneous improvement in both electrical and thermal performance of the devices are rare. Recently nanostructured electrode technology has been demonstrated in AlGaIn/GaN SBDs with a hybrid tri-anode structure for minimized  $V_{on}$ , suppressed  $I_R$  as well as improved ideality [3], which is very promising. In this work, we explored the improved electrical performance in such nanostructured SBDs, revealed their significant potential for heat dissipation, and investigated the impact of the geometry of such nanostructure on device performance.

## II. DEVICE FABRICATION

SBDs in this work were fabricated using commercial AlGaIn/GaN HEMT epi on 4-inch Si substrate. Thickness and Al composition of the AlGaIn barrier was 18 nm and 26%, respectively. The schematic of the 100- $\mu$ m-wide tri-anode SBDs is shown in Fig. 1 (a), in which part of the anode metal is not presented for better observation. Device isolation was firstly done by Cl<sub>2</sub>-based inductively coupled plasma (ICP) etching. After that ohmic metal stack of Ti/Al/Ni/Au was deposited by e-beam evaporation followed by rapid thermal annealing of 30 seconds in N<sub>2</sub> atmosphere. Then AlGaIn/GaN nanowires in tri-anode region were fabricated by combining conventional lithography, interference lithography as well as ICP etching. The interference lithography enables faster and cheaper fabrication of periodic nanostructures with respect to conventional e-beam or deep/extreme ultra-violet lithography, and thus can be more suitable for mass production. The height ( $h$ ) of the nanowire was measured to be about 114 nm using




Fig. 1. (a) Schematics of AlGaIn/GaN hybrid tri-anode SBDs and (b) Top-view SEM observation of the hybrid tri-anode.

atomic force microscopy. The width ( $w$ ) and period ( $p$ ) of a nanowire was 135 nm and 300 nm, respectively, corresponding to a filling factor ( $FF = w/p$ ) of about 45%. After nanowire etching, 18-nm  $\text{SiO}_2$  was deposited by atomic layer deposition and then selectively removed in Schottky and ohmic contact areas. Finally Ni/Au was deposited as the anode. Figure 1 (b) shows top-view SEM observation of the hybrid tri-anode after fabrication, which consisted of a tri-gate metal-oxide-semiconductor (MOS) high electron mobility transistor (HEMT) in series with a tri-anode Schottky regions. The length of the tri-gate HEMT ( $L_{MOS}$ ) and Schottky regions ( $L_{SCH}$ ) were 1 and 3  $\mu\text{m}$ , respectively. Planar AlGaIn/GaN SBDs (Planar) with similar dimensions were taken as reference.

### III. RESULTS AND DISCUSSION

Current-voltage ( $I$ - $V$ ) characteristics of the fabricated SBDs were plotted in Fig. 2. Under forward bias, the Planar exhibited a large  $V_{on}$  of  $1.43 \pm 0.11$  V and an undesirable knee voltage. This knee voltage was eliminated in the Tri-anode, with  $V_{on}$  reduced to  $0.95 \pm 0.09$  V. With reverse bias,  $I_R$  was reduced by over 3 orders of magnitude with the hybrid tri-anode. These improvements can be explained by the integrated sidewall SBDs and tri-gate HEMTs in the Tri-anode. Due to the absence of the AlGaIn barrier, the sidewall Ni-to-2DEG Schottky contact has a smaller and close-to-ideal Schottky




Fig. 2. (a) Forward and (b) reverse  $I$ - $V$  characteristics of the SBDs normalized by width of un-etched area and sidewall contact (10 nm/sidewall).

barrier, which led to a smaller  $V_{on}$  and eliminated the non-ideality observed in the Planar. Under reverse bias, the integrated tri-gate HEMT was depleted and hence  $I_R$  was significantly reduced. DC and pulsed  $I$ - $V$  characteristics of the SBDs are also compared in Fig. 2 (a), which suggests much less self-heating degradation for the Tri-anode with respect to the Planar. This is likely attributed to the improved heat dissipation by the nanowire trenches that results in less thermal degradation in conductance of the integrated tri-gate HEMTs. To verify this, separate AlGaIn/GaN tri-gate HEMTs with similar nanowires to the Tri-anode were fabricated (the inset of Fig. 3) and compared with planar HEMTs. The gate length for the 150- $\mu\text{m}$ -wide HEMTs was 10  $\mu\text{m}$ , with gate-to-source/drain separations of 1  $\mu\text{m}$ . Drain current ( $I_D$ ) of the HEMTs were plotted as a function of dissipated power in Fig.




Fig. 3. Drain current versus dissipated power of the planar and tri-gate HEMTs measured at similar gate driving voltage ( $V_G - V_{TH}$ ) and normalized by device width (150  $\mu\text{m}$ ); the inset shows the schematic of the fabricated tri-gate HEMTs.




Fig. 4. Temperature-dependent  $I_D$ - $V_D$  characteristics of the (a) planar and (b) tri-gate HEMTs under similar gate driving voltage ( $V_G - V_{TH}$ ); (c) degradation in on-resistance ( $\Delta R_{on}$ ) versus temperature; (d)  $I_D$  of the HEMTs versus temperature at  $V_D = 25$  V.

3. With increasing  $P_d$ ,  $I_D$  of the planar HEMT reduced due to the self-heating effect while that of the tri-gate HEMT was almost constant. Figure 4 (a) and (b) present the normalized temperature-dependent  $I_D$ - $V_D$  curves of the HEMTs. With increasing temperature, the degradation in maximum  $I_D$  was over 60% and below 40% for the planar and tri-gate HEMTs, respectively. This suggests much better thermal stability for the tri-gate HEMTs. Temperature-dependent degradation of on-resistance ( $\Delta R_{on}$ ) was then extracted and plotted Fig. 4 (c). The  $\Delta R_{on}$  of the tri-gate HEMT was over 25% smaller that of the planar at a temperature of 150 °C. Furthermore, the tri-gate HEMT presented larger absolute  $I_D$  at  $V_D = 25$  V than the Planar when  $T$  was above 100 °C, although the nanowire etching removed 55% of the 2DEG in the tri-gate region, as shown in Fig. 4 (d). These results indicate enhanced thermal performance in tri-gate HEMTs, and reveals the great potential of the tri-gate architecture for GaN high-temperature electronics.

To further investigate the enhanced thermal performance in Tri-anode and tri-gate HEMTs, we measured the temperature dependence of the extrapolated drain saturation current ( $I_{DS,0}$ ) of the HEMTs and then extracted their average temperature




Fig. 5. (a) Normalized  $I_D$ - $V_D$  characteristics of planar and tri-gate HEMTs measured with similar gate driving voltage ( $V_G - V_{th} = \sim 5$  V) and (b) extracted average temperature of the 150- $\mu$ m-wide HEMTs versus dissipated power normalized by device width; the inset show the linear dependences of the extrapolated saturation drain current on the chuck temperature.

over the entire device active area ( $T_{avg}$ ) (Fig. 5) [4, 5]. With the same  $P_d$ , the tri-gate HEMT exhibited a smaller  $T_{avg}$  as compared to the planar. Such reduction of  $T_{avg}$  is comparable or greater than other technologies proposed for improve the heat dissipation of GaN electronics such as graphene-graphite quilts [6], Cu-filled backside via [7], substrate transfer using h-BN [8], and nanocrystalline diamond thin film [9]. Figure 4 (b) also reveals a smaller thermal resistance ( $R_{TH}$ ) for the tri-gate HEMT. From the slope of the linear region of the  $T_{avg}$ - $P_d$  curves,  $R_{TH}$  of the planar and tri-gate HEMTs were estimated to be about 34.2 and 17.0 K·mm/W, respectively, normalized by device width. The reduction in  $R_{TH}$  of about 50% with the tri-gate architecture is very close to the reduction (55%) by replacing Si substrates with expensive SiC substrates [10], indicating the significant potential of the tri-gate technology in thermal engineering of GaN transistors. The reduced  $R_{TH}$  in the tri-gate HEMT is likely due to the increased surface area from the nanowire architecture and the partial removal of AlGaIn which has smaller thermal conductivity than GaN. The reduced  $T_{avg}$  and  $R_{TH}$  confirm the improved heat dissipation in the tri-gate HEMT, which is consistent with the results from pulsed measurements for the tri-anode SBDs.




Fig. 6.  $V_{on}$  and  $I_R$  at -10 V of hybrid tri-anode SBDs with different  $w$ .

As discussed above, both electrical and thermal performances of the SBD were improved with the hybrid tri-anode structure. Yet the dimension of such nanostructured electrode has a significant impact upon device performance, which needs to be carefully determined based on the requirements of a given application. To study this impact, we fabricated hybrid tri-anode SBDs with different  $w$ . As shown in Fig. 6,  $I_R$  reduced and  $V_{on}$  increased with decreasing  $w$ . The reduction in  $I_R$  was attributed to the enhanced gate control for the integrated tri-gate HEMT in the hybrid tri-anode. Smaller  $w$  reduced the separation between the 2DEG channel and the sidewall gates, resulting in better gate control and hence smaller leakage current. To justify this explanation, we fabricated discrete tri-gate HEMTs with different  $w$  and their transfer characteristics were plotted in Fig. 7. The off-state leakage current and subthreshold slope of tri-gate HEMTs

decreased with reducing  $w$ . This indicates better control with narrower nanowire and agrees well with previous assumptions.

Another interesting phenomenon revealed in Fig. 6 is that the  $V_{on}$  of the Tri-anode increases with decreasing  $w$ . This can be explained by the  $w$ -dependent reduction of 2DEG in AlGaIn/GaN nanowires which reduces the Schottky barrier height. To investigate this, we fabricated MOS capacitors consisted of various AlGaIn/GaN nanowires and explored the 2DEG concentration in these nanowires. As shown in Fig. 8, the 2DEG density ( $N_s$ ) reduced with shrinking  $w$ . Compared to the  $N_s$  of  $7.4 \times 10^{12} / \text{cm}^2$  for planar AlGaIn/GaN heterostructure (extracted from planar MOS capacitors), the  $N_s$  became very small when the nanowire was as narrow as about 80 nm. Such reduction of 2DEG in AlGaIn/GaN nanowires is due to the partial relaxation of the AlGaIn barrier caused by

the nanowire etching. The etching reduced tensile stress from the buffer layers as well as substrates and increased the elastic deformation of GaN channel due to the lattice-induced compressive stress from the AlGaIn. This reduced the effective lattice mismatch between the AlGaIn layer and the GaN channel, resulting in the less-strained AlGaIn and hence degraded 2DEG density for in the nanowire.

#### IV. CONCLUSION

In this work we presented high-performance AlGaIn/GaN SBDs with nanostructured anode (hybrid tri-anode). This technique minimized the  $V_{on}$  from 1.43 V to 0.95 V and significantly reduced the reverse leakage current by over 3 orders of magnitude. The nanostructured anode also reduced the  $R_{TH}$  of the integrated HEMTs by about 50% and hence led to largely diminished self-heating as well as enhanced thermal stability of the device. The geometry of the nanostructured anode had a large impact on device performance due to the  $w$ -dependent gate control and reduction of 2DEG, which can be carefully designed based on different applications.

#### REFERENCES

- [1] B. Lu, E. Matioli, and T. Palacios, "Tri-gate normally-off GaN power MISFET", *IEEE Electron Device Letters*, vol. 33, pp. 360-362, 2012.
- [2] J. Ma, X. Lu, H. Jiang, C. Liu, and K. M. Lau, "In situ growth of SiNx as gate dielectric and surface passivation for AlN/GaN heterostructures by metalorganic chemical vapor deposition", *Applied Physics Express*, vol. 7, pp. 091002, 2014.
- [3] E. Matioli, B. Lu, and T. Palacios, "Ultralow Leakage Current AlGaIn/GaN Schottky Diodes With 3-D Anode Structure", *Electron Devices, IEEE transactions on*, vol. 60, pp. 3365-3370, 2013.
- [4] S. P. McAlister, J. A. Bardwell, S. Haffouz, and H. Tang, "Self-heating and the temperature dependence of the dc characteristics of GaN heterostructure field effect transistor", *Journal of Vacuum Science & Technology A*, vol. 24, pp. 624-628, 2006.
- [5] R. J. T. Simms, J. W. Pomeroy, M. J. Uren, T. Martin, and M. Kuball, "Channel Temperature Determination in High-Power AlGaIn/GaN HFETs using Electrical Methods and Raman Spectroscopy", *Electron Devices, IEEE transactions on*, vol. 55, pp. 478-482, 2008.
- [6] Z. Yan, G. Liu, J. M. Khan, and A. A. Balandin, "Graphene quilts for thermal management of high power GaN transistors", *Nature Communications*, vol. 3, pp.827-1, 2012.
- [7] Y. -H. Hwang, T. -S. Kang, F. Ren, S. J. Pearton, "Novel approach to improve heat dissipation of AlGaIn/GaN high electron mobility transistors with a Cu filled via under device active area", *Journal of Vacuum Science & Technology B*, vol. 32, pp. 061202-1, 2014.
- [8] M. Hiroki, K. Kumakura, Y. Kobayashi, T. Akasaka, T. Makimoto, and H. Yamamoto, "Suppression of self-heating effect in AlGaIn/GaN high electron mobility transistors by substrate-transfer technology using h-BN", *Applied Physics Letters*, vol. 105, pp. 193509-1, 2014.
- [9] M. J. Tadjer, T. J. Anderson, K. D. Hobart, T. I. Feygelson, J. D. Caldwell, C. R. Eddy, F. J. Kub, J. E. Butler, B. Pate, and J. Melngailis, "Reduced Self-heating in AlGaIn/GaN HEMTs using Nanocrystalline Diamond Heat-Spreading Films", *IEEE Electron Device Letters*, vol. 33, pp. 23-25, 2012.
- [10] N. Defrance, Y. Douvry, V. Hoel, J. -C. Gerbeoien, A. Soltani, M. Rousseau, J. C. De Jaeger, R. Langer, and H. Lahreche, "Thermal resistance of AlGaIn/GaN HEMTs on SopSiC composite substrates", *Electronics Letters*, Vol. 46, No. 13, 2010.




Fig. 7. Transfer characteristics of GaN tri-gate HEMTs with nanowire width from 135 nm to 450 nm; gate and tri-gate region lengths were 8 and 5  $\mu\text{m}$ , respectively, and gate-to-drain separation was 11  $\mu\text{m}$ .




Fig. 8. Width-dependent threshold voltage ( $V_{TH,CV}$ ) and 2DEG density ( $N_s$ ) extracted from C-V characteristics of  $\text{SiO}_2/\text{AlGaIn}/\text{GaN}$  nanowire MOS capacitors with nanowire widths from 450 to 80 nm.