Infoscience

Conference paper

An FPGA-based Accelerator for Rapid Simulation of SC Decoding of Polar Codes

    Reference

    • EPFL-CONF-214753

    Record created on 2015-12-29, modified on 2016-08-09

Related material