An FPGA-based Accelerator for Rapid Simulation of SC Decoding of Polar Codes


Presented at:
2015 IEEE International Conference on Electronics, Circuits, and Systems, Cairo, Egypt, December 6-9, 2015
Year:
2015
Laboratories:




 Record created 2015-12-29, last modified 2018-03-17

Preprint:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)