Hardware implementation of real-time multiple frame super-resolution

Super-resolution reconstruction is a method for reconstructing higher resolution images from a set of low resolution observations. The sub-pixel differences among different observations of the same scene allow to create higher resolution images with better quality. In the last thirty years, many methods for creating high resolution images have been proposed. However, hardware implementations of such methods are limited. In this work, highly parallel and pipelined implementation for iterative back projection super-resolution algorithm is presented. The proposed hardware implementation is capable of reconstructing 512×512 sized images from set of 20 lower resolution observations, with real-time capabilities up to 25 frame per second (fps). Explained system has been synthesized and verified via Xilinx VC707 FPGAs. To the best of our knowledge, the system is currently the fastest super-resolution implementation based on FPGA.

Published in:
Proceedings of 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 219-224
Presented at:
2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Daejeon, South Korea, October 5-7, 2015

 Record created 2015-11-11, last modified 2018-09-13

Rate this document:

Rate this document:
(Not yet reviewed)