Français
English
Recherche
Browse Collections
Aide
Français
English
identification
identification
Accueil
> >
Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture
> Accès aux Fichiers
Informations
Fichiers
Layout Technique for Double-Gate Silicon Nanowire [...]
-
Bobba, Shasikanth
et al
main
fichier(s):
06918540
version 1
06918540.pdf
[5.03 MB]
27 Jan 2018, 12:38
n/a
n/a